# ECE 214 - Lab #7 Boost Converter Circuit

21 March 2024

## Introduction

In this lab, you will design, simulate, build, and test a boost converter based on the switched capacitor circuit shown in Figure 1. You will simulate how the output voltage changes over the temperature range between  $-40^{\circ}$  and  $+60^{\circ}$  C.

In this circuit, the two switches operate simultaneously and in opposite directions. When switch  $S_1$  closes, switch  $S_2$  opens; when switch  $S_1$  opens, switch  $S_2$  closes. In the ideal circuit, switches  $S_1$  and  $S_2$  are never both open or both closed at the same time. Switches  $S_1$  and  $S_2$  are continuously opened and closed by a function generator (FG), or oscillator circuit, not shown in the figure.

When switch  $S_1$  is closed and  $S_2$  is open, the 12 V supply voltage and the inductor form one circuit, and the capacitor and the resistor form a second circuit. These circuits are isolated and not connected to each other. The voltage across the capacitor when switch  $S_2$  opens will begin to decrease as the capacitor is discharged through resistor  $R_0$ . This decrease in voltage will depend on how long the switch is open and the value of the resistor  $R_0$ . As the voltage across the capacitor decreases, the energy stored in the capacitor also decreases. At the same time, current through the inductor increases. The maximum current flow will depend on how long switch  $S_1$  is closed and on the series resistance of the inductor and the switch  $S_1$ . As the current through the inductor increases, the energy stored in the inductor increases. The maximum current through the inductor should never exceed 0.6 A.

When switch  $S_1$  is opened and  $S_2$  is closed, the two circuits are connected, and the energy in the inductor will flow through switch  $S_2$  and be supplied to the capacitor. The voltage on the capacitor will increase and drive current through the resistor  $R_0$ .

A steady-state output voltage is reached when the energy transferred from the inductor to the




Figure 1: A boost converter circuit containing two synchronized switches.




Figure 2: Boost converter circuit implemented with an NMOS transistor driven with a function generator (FG) to represent the switch  $S_1$  and a junction diode to represent the switch  $S_2$  in Figure 1.

capacitor, with switch  $S_1$  open and switch  $S_2$  closed, is equal to the energy lost from the capacitor, with switch  $S_1$  closed and switch  $S_2$  open.

Rather than use two switches, you will implement the boost converter circuit using an IRFD110 NMOS transistor to represent switch  $S_1$ , and a 1N4004 junction diode to represent switch  $S_2$ . The schematic of the circuit is shown in Figure 2.

The NMOS transistor acts as a voltage controlled switch. When  $V_{GS}$ , the voltage between the gate (G) terminal and the source (S) terminal, is greater than 4 V, the drain (D) and source (S) terminals are effectively shorted, and current flows between the drain (D) terminal and the source (S) terminal. When  $V_{GS}=0$ , the connection between the D and S terminals of the transistor is open, and no current flows between the D and S terminals. Transistors have a maximum current rating. The maximum amount of steady-state current allowed through the IRFD110 transistor is 0.6 A, and the maximum instantaneous current is 1.2 A. The current through the transistor will be checked during the simulation.

When the D and S terminals of the NMOS transistor are open (switch  $S_1$  open), the energy in the inductor causes charge to flow through the diode ( $D_1$ ) to the capacitor. A diode allows current to flow in only one direction. Hence, the diode only allows current to flow from the inductor to the capacitor. Once the charge flows through the diode and onto the capacitor, it can not return back to the inductor side of the circuit.

The diode functions as an open circuit when the D and S terminals of the transistor are shorted (switch  $S_1$  closed). Thus, anytime switch  $S_1$  is closed, switch  $S_2$  is open. The diode ensures that switches  $S_1$  and  $S_2$  are never both closed at the same time.

When the frequency and duty cycle of the FG are properly adjusted, as described below, switch  $S_1$  will close when all of the energy is transferred from the inductor to the capacitor. In addition, switches  $S_1$  and  $S_2$  will never both be open at the same time.

# **Design Specifications**

The nominal design temperature is  $27^{\circ}$  C. However, the boost converter should be simulated over the temperature range from -40° to +60° C using models of real resistors.

- 1. Inputs: +12  $V_{DC}$  and 0-5 V square wave with frequency f and duty cycle  $\delta$ .
- 2. Output:  $V_{OUT} = 28 \pm 0.25 V_{DC}$ .

### **Parts List**

- 1. 1 mH inductor with a Q  $\geq$  20 at 10 kHz
- 2. 10  $\mu$ F capacitor
- 3. IRFD110 transistor
- 4. 1N4004 diode
- 5. 1  $\Omega$  resistor
- 6. output resistor with value determined in the Pre-Lab.

#### Pre-Lab

- 1. Circuit design and analysis
  - (a) Follow the steps below to estimate the frequency (f), duty cycle  $(\delta)$ , and resistance  $(R_0)$  of the boost converter. These values will be used as a starting point for the boost converter simulation. Incorporate these calculations, in narrative form, into the circuit theory and design section of your report.
  - (b) Let  $V_{\text{OUT}}$  decrease from 28.05 V to 27.95 V when switch  $S_1$  is closed. How much energy must be supplied to the capacitor when switch  $S_1$  opens to bring the voltage back to 28.05 V?
  - (c) Let  $t_1$  be the time duration that switch  $S_1$  is closed. What is the value of  $t_1$  that will allow the inductor to absorb the amount of energy determined in step 1b?
  - (d) What is the maximum current through the inductor just before switch S<sub>1</sub> opens? Ensure it is lower than the maximum allowed by the transistor.
  - (e) What value of  $R_0$  is required such that the capacitor voltage drops from 28.05 V to 27.95 V during time  $t_1$ .
  - (f) How much power is dissipated by R<sub>o</sub>? (Make sure to choose a resistor capable of handling this power when generating your bill of materials later in this lab.)
  - (g) Let  $t_2$  be the amount of time it takes for the current to stop flowing from the inductor to the capacitor after switch  $\mathsf{S}_1$  opens and  $\mathsf{S}_2$  closes. Calculate the value of  $t_2$  by considering the series RLC circuit where R is the ESR of the inductor. Use the value of the ESR at a frequency of  $\sim 25$  kHz.
    - i. What is the ESR for the inductor at a frequency of  $\sim 25$  kHz?




Figure 3: Boost converter circuit for NGspice simulation and for implementation.

- ii. Derive the equation of the current through the inductor as a function of time after switch S<sub>1</sub> opens and S<sub>2</sub> closes. Ignore the output resistance R<sub>0</sub> in this calculation. Is this an under-damped, over-damped or critically-damped circuit?
- iii. Plot this current as a function of time.
- iv. What is the value of  $t_2$ ?
- (h) The period of the square wave (T) used to drive switch  $S_1$  is  $t_1 + t_2$ , the frequency (f) is 1/T, and the duty cycle ( $\delta$ ) is  $t_1/T$ . What are the values of T, f, and  $\delta$ ?

# 2. Circuit Simulation

- (a) Simulate the boost converter circuit shown in Figure 3 at a temperature of  $27^{\circ}$  C using ideal resistors, inductors, and capacitors. Include the ESR of the inductor as an ideal resistance in series with the inductor. Also include a 1  $\Omega$  resistor between the S terminal of the transistor and ground to allow for the simulation of the current through the transistor.
- (b) Set the value of R<sub>o</sub> to the value calculated in step 1e.
- (c) Set  $V_{FG}$  to a square wave with a voltage from 0 to 5 V, a period T (calculated in step 1h), and a pulse width of  $t_1$  (calculated in step 1c). Make the rise time and fall times  $\ll$  pulse width.
- (d) Plot the simulated voltage across the capacitor as a function of time. Adjust the .tran statement so the simulation is long enough to reach a steady-state voltage. Also, make sure your initial time step is small enough that you capture an accurate representation of the ripple, and obtain an accurate steady-state response.

To ensure that your time step is not too large, reduce the initial time step by a factor of four, and rerun the simulation. If your simulation results do not change, you have chosen your time step correctly. If the amount of ripple or the steady-state voltage changes significantly, your initial time step is too large. In this case, continue to decrease the initial time step by a factor of four until the simulation results become nearly independent of the value of the initial time step. In the report, indicate the initial time step, final simulation time, and if you used a maximum time step in the simulation.

- (e) What is the average steady-state output voltage Vout?
- (f) What is the peak-to-peak ripple?
- (g) Determine the current through the transistor by plotting the voltage across the  $1\Omega$  resistor as a function of time. Are the instantaneous and average currents through the transistor below the current ratings of the transistor?
- (h) Does the circuit satisfy the design specifications at a temperature of 27° C?
- (i) If not, adjust the duty cycle and/or frequency of the WG to meet the specification.
- (j) Include a table in your report listing the final values of  $t_1$ ,  $t_2$ ,  $R_0$ , f and  $\delta$  for the design.

## Lab Procedure

- 1. Build and test the boost converter circuit shown in Figure 3 using the component values and WG settings determined in Pre-Lab step 2j. Check the signal on the scope to make sure it is correct before applying it to the circuit.
- 2. Attach one channel of the the scope across the capacitor and the second channel across the 1  $\Omega$  resistor in series with the transistor. Attach the DVM across the capacitor and set it to measure the DC voltage. Monitor these voltages carefully when powering up the circuit. Make sure the maximum current through the transistor is less than 0.6 A and the voltage across the capacitor remains less than 30V.
- 3. Apply 12 V DC to the circuit. If the voltage across the capacitor goes above 30 V, or the current through the transistor exceeds 0.6 A, immediately remove the power supply voltage. Adjust the magnitude of the load resistor or change the period and/or pulse width of the function generator to correct the problem. If either signal can't be kept within these limits, check your circuit.
- 4. Measure the average DC value using your DVM and the ripple using the scope. Ripple is the AC signal riding on the DC part. Record the voltage across the capacitor in your notebook.
- 5. Measure the current through the transistor. Does it exceed 0.6 amps? Record the current waveform in your notebook.
- 6. If the circuit does not meet the design specifications, redesign and retest the circuit. If you can not meet the specification, state the best results you were able to obtain. Record a photograph showing your final circuit connected to the 10 V power supply with the output displayed on a DVM. Also include an image showing the AC ripple on the oscilloscope.
- 7. Do not disassemble the circuit. You will need this circuit in Lab #9.

## Post-Lab

- 1. Operating Temperature Range.
  - (a) The ece214\_device\_sup library contains models for three types of real resistors: a wirewound resistor, carbon thin film resistor (what you used in Labs 1-5), and metal film resistor. You can read about these types of resistors here, and the temperature coefficient of resistance (TCR) is provided in Table 1..

Table 1: Temperature Coefficient of Resistance.

| Resistor Type    | TCR          |  |  |  |
|------------------|--------------|--|--|--|
| wirewound        | + 800 ppm/°C |  |  |  |
| metal thin film  | + 70 ppm/°C  |  |  |  |
| carbon thin film | - 400 ppm/°C |  |  |  |

- (b) Modify the design of the boost converter circuit by replacing the "ideal" resistor for  $R_o$  with a carbon thin film resistor.
- (c) Simulate the boost converter circuit over the temperature range between -40° and +60° C, and plot the steady-state output voltage as a function of temperature.
- (d) Over what temperature range does the boost converter meet the specification?
- (e) By using combinations of real resistors with positive and negative TCRs, the effect of temperature on the circuit performance can be reduced. If the output voltage of the boost converter does not meet the specification over the entire temperature range in Post-Lab 1c, try to reduce the voltage variation with temperature by using a combination of "real resistors" to replace R<sub>o</sub>. Describe the final design and performance in the report.

# 2. Bill of Materials (BoM).

(a) Start a Bill of Materials (BoM) as an Appendix in the report. The BoM is a list of parts needed for the construction of the power supply circuit. This should be represented in tabular format, as illustrated in the sample table below.

Table 2: Sample Bill of Materials.

| Item | Part No.    | Description                                     | Qty. | Unit<br>Price | Total<br>Price | Total<br>Leads |
|------|-------------|---|------|---------------|----------------|----------------|
| 1    | xxx-yy-zz   | Resistor: $350\Omega\pm5\%$ , carbon film, 0.5W | 1    | \$0.07        | \$0.07         | 2              |
| 2    | jkj-jjk=53k | Capacitor: $10\mu$ F $\pm 10\%$ , type, 50V     | 2    | \$0.32        | \$0.64         | 4              |

- (b) For now, only complete the Item, Description, and Quantity columns. Make sure the descriptions are complete. For resistors, include the type (carbon composition, carbon film, metal film, or wirewound), power rating and tolerance; for capacitors, include the type (film, ceramic, electrolytic), tolerance and voltage rating. You can read about the different types of capacitors here. The remaining columns of the table will be discussed later during the semester.
- (c) Include a table in your notebook listing the final values of  $t_1$ ,  $t_2$ , and  $R_o$ .
- (d) Compare the measured and simulated results.