

• RTOS - Real Time Operating Systems

- An Embedded system is a device which is a combination of computer hardware and software designed for a specific function.
- Systems can be programmable or have a fixed functionality.

03/01/23

→ Embedded System & General Purpose Computing (Laptop) machine

- Firmware - a software basically used in ES

in E.S → 2M

GPC

2M

→ for a specified application

→ Generic processor
Generic O.S

→ Have a specified hardware
and firmware (software)

→ Pre-programmed
(cannot update)

→ We can change the
OS (operating system)

→ Time critical

→ Not time critical

Ex: Washing Machine,
Fridge, ATM

→ Power management.

Ex: Laptop, Personal Computer,
Mobile phones

→ Performance oriented.

- Related to Cyber Security: Embedded Systems

Ex: Fire alarm system, health monitor, ECG

- ES applications even in Space exploration, Military (During WW-II)
Telecom, IT revolution.

At Initial stage: Telephone - keypad, Radio
Embedded systems } (Electromechanical device)

Categorization:

① Based on generation 1G - 8 bit MP, 8 bit MC

2G - 16 bit MP, MC

3G - 32 bit MP, 16 bit MC

(In Macbooks, M1 chip, M2 chip) 4G - ~~socket~~ SOC (System on chip)

5G -

② Based on Complexity and Performance requirements

③ Based on Deterministic behaviour

R.TS
(Real Time systems)

Soft ES

Hard ES

④ Triggering → Event or Time based

Ex: 1G(ES) - Telephone keypads, (Stepper motor)

2G ES - Data Acquisition systems, SCADA

3G ES - DSP, ASICs (application specified Integrated Circuits)

4G ES - Pipelining

- Quadrotor - Drone



Other Examples of ES: ~~Drone~~

, Fridge, Refrigerator, Smart watches, Washing machine,

Health monitoring, N/w devices - Routers, ONUs
Hubs, ~~Modems~~ (Optical N/w units)

- Cruise control (drive assist feature in car)

ESs used in a car:

• Audio systems, Dash board, Air bags, Automatic Wipers,
DVDs, Reverse car, Monitoring System - Seat belt, Engine oil,
Tyre pressure, Door lockbox


- Electronically Adjustable mirrors

- Automatic climate control AC

- Smart keys

Block Diagram


05/01/2023



✓
 { ROS or Px4
 Robot autopilot
 Operating System)
 Related to Drones (Quadrotor)

Embedded System Block Diagram

09/01/2023



Ex: Cruise Control
sensors
Speed sensor

Ex: In Microwave
(Temperature sensor)
Thermostat

(car moving down hill or uphill)
Brake or gas pedal

- All IoT devices are E.S. devices. (Converse need not to be true)

Design aspects of E.S.

- Application specific
- Efficiency (or) Performance
- Time critical (if application for military/security purposes)

E.S. has IP core and FPGA

FPGA - Field Programmable Gate Array.

IP - Intellectual Property - is a functional block of design logic or data used to make a FPGA or ASIC for a product.

Eg: for Audiosystem - Codec

Autofilter (for mobile)

Matlab - can be installed only in PC (not in mobiles, iPad)

(utilization)

Playstation \rightarrow E.S

Software used in E.S is called as firmware

Intellectual Property (IP) (its a branch related to Law)

IP core  design is patent protected by law

- MS office can work in - AND
↳ (not much efficient,
→ not reliable)

INTEL

- If PC ~~does not~~ have "Hardware-Software Codesign"
↳ (ES.)
- ES → glued ~~more~~
→ more applications

Life cycle :

① Software - LC

- Agile (technology)
- Prototype

② E.S. - LC

- Hardware - Software codesign

10/01/2023

M C



- CPU, Registers, I/O ports,
Flash memory, Interrupt controller,
Peripherals
- Processor speed - (500MHz)
- Includes lot of power saving
features.

MP


- CPU \equiv ALU + CU
(Control unit)
- General purpose
- Speed $\sim 4\text{ GHz}$
- Limited Power saving options
compared to MC.

Von-Neumann Architecture:

- Sharing common Bus





Harvard Architecture:



Experimental Setup for E.S.:

- ① MC core
- ② Sensors (camera)
- ③ Jumper wires
- ④ Developer board
- ⑤ Bread board
- ⑥ Actuators (speaker)

Ex: Smart stick
for blind



Harvard Architecture

- Separate buses for instruction and data fetching.
- Easier to pipeline, so high performance can be achieved
- Comparatively high cost
- No memory alignment problems.
- Since data memory and program memory are stored physically in different locations, no chances for accidental corruption of program memory.

Von-Neumann Architecture

- Single shared bus for instruction and data fetching.
- Low performance compared to Harvard Architecture
- Cheaper
- Allows self modifying codes
- Since data memory and program memory are stored physically in the same chip, chances for accidental corruption of program memory.

Microprocessor

- It is a single chip representing a CPU, which is capable of performing arithmetic as well as logical operations according to a pre-defined set of instructions.

Microcontroller

- It is a dependent unit.
- It requires combination of other chips like timers, program and data memory chips, interrupt controllers etc, for functioning.

- It is a highly integrated chip that contains a CPU, scratchpad RAM, special and general purpose arrays, on chip ROM / FLASH memory for program storage, timer and interrupt control units and dedicated I/O ports.

- It is a self-contained unit.
- It doesn't require external interrupt controller, timer, UART, etc, for its functioning.


Microprocessor

- Most of the time general purpose in design and operation
- Does not contain a built-in I/O port. The I/O port functionality needs to be implemented with the help of external programmable peripheral interface chips like 8255.
- Targeted for high end market where performance is important
- Limited power saving options compared to microcontrollers

Microcontroller

- Mostly application-oriented or domain-specific
- Most of the processors contain multiple built-in I/O ports which can be operated as a single 8 or 16 or 32 bit port or as individual port pins.
- Targeted for embedded market where performance is not so critical
- Includes lot of power saving features.

11/01/2023



Micro Computer : GPPC like Laptop, Desktop


MC : is a computer on single chip

PIC, size, ES


Design aspects of ES

- ① Low Power consumption
- ② Operation speed : 500 MHz
- ③ Efficiency
- ④ Application Specific
- ⑤ RISC based

Q. Difference b/w MC & GPC like laptop. (Unit- term)



Schematic diagram of MC - Microcontroller :



MC evolution :

1970 - intel 8051

mid 1985 - ASIC

reduced micro-IS

Tatel based : Dell - based on CISC \rightarrow RISC

Arm based : Mac like SOC $\xrightarrow{\text{System on chip}}$
M1
M2

Power efficient

Intel based (RISC)

Dell

ARM based

Mac

3hr

Power efficient
(2days)

Performance
oriented

History: Apple → Acorn \hookrightarrow 1st company, VLSI
 \hookrightarrow developed RISC based system
 BBC

↓ (new company)
 ARM

Advanced RISC Machines

* RISC and CISC Philosophy - 2N

• Sony Ericsson, Nokia
 ARM-7

(choice)
 (ARM or PIC MC)

• I-phone - ARM 9


7 Segment LED

• 8LED

• 0-9 → decimal

• 0-F → hexa decimal
(bcd)

• LED to glow : Current → 5-10 mA
Voltage drop → 1.2 V



$$I = 40 \text{ mA} \\ R = ? \\ \frac{V}{R} = \frac{5 - 1.2}{40 \text{ mA}}$$

→ ATD, DTA converters

17/01/2023

I/O Devices

- 1) 7 Segment display
- 2) LCD
- 3) Speaker
- 4) Microphone
- 5) LM35
- 6) LDR
- 7) Touch screen
- 8) Smoke detector
- 9) Relays

17/01/2023


LCD : Liquid Crystal Display

- JHD162A 16x2

→ LCD vs LED


- for E.S applications
- It & energy efficient
- Power consumption is less

• OLED



Speaker:

- It has horse-shoe shape magnet, coil
- i/p - Electrical signals
- o/p - Audio signals
- It produces sound




Microphone

- Like a inverter of speaker.
- i/p - Audio signals & o/p - Electrical signals.
- Diameter size in mm, μm
- Current in mA, μA

→ For Speaker, Microphone :- o/p is Analog

LM35

- Temperature sensor





$$\cdot k_t = \frac{10\text{mV}}{1^\circ\text{C}}$$

- It is a semiconductor device.

- Property of a semiconductor material

Resistivity : Linear w.r.t Temperature

Non-linear w.r.t Illumination



- Output is digital



- Applications : Laptops, AC's,

LDR : 2 pin device

- Light Sensor
- Light Detection Resistor
- o/p is Digital
- Application : In home automation, phone brightness

Touch Screen : 3 pin device

- Resistive Touch screen and Capacitive Touch screen.




- C↑
- Output is digital.

Application : Tracking the finger
(o/p is analog).

Smoke Detector

- Can detect finite set of gases -
Benzene, Alcohol




Relays: (in 1831)

Electro-

- Mechanical switches.

- For high power application devices - (Industry, Machine, Instrument)



- Working mechanism same like Solenoid



- Relay is a 4 pin device
- Types : ① (Having Coil) Electromechanical
② Solid state (more reliable)

- Application : used in Telegraph

Relay


(Primary)

(Secondary)

18/01/2020

①

(A)



DC





Fan
Light bulb
Industrial device

Ⓐ Normally Open Relay i.e. primary → open then secondary → open

Ⓑ Normally close Relay i.e. 1° → open then 2° - closed


② Solid State Relay : (instead of arm, it has LED)





② Solid state Relay

- Photo transistor :




- photons repel holes
so e⁻ moves
⇒ current flows

① Electromechanical Relay — can have Single pole
and Double pole.


→ i.e. contacts:

Double Pole



- Also, Single Throw + Double Throw

- DPDT Relay - 4th variant



Relays:

- Applications : Telegraph

Telephone

- Bimetallic strip - when Temp. high, it expands & makes far circuit ON AC

- PIC - it is a 4bit μC

↳ How many I/O devices can handle at a time?

I/O devices → mc

- Multiple sensors, Relays


Ex: Parking a car :
① back camera,
② proximity sensor,
③ Beep (sound) Speaker
④ Lights

23/01/2022

(Memory Units.)

Peripheral Interface Controller

8051 Mid Range Block Diagram : Harvard type)



- Program Counter :
 - Can fetch information from Program memory and Data memory.
 - Contains the address of next instruction.
 - Instruction length is variable in CISC
 - Instructions executed per clock for the case of CISC is more than 1 (while for RISC is 1)
 - 90% of MC follows RISC ^(based on)
- PIC belongs to RISC

Pipelining :-



- CPU fetches from Data memory and parallelly access next programme instruction.

- In this way, RISC eases the operation.

Pipelining : Executing stages simultaneously/parallelly.

Watch Dog Timer:

• It has Count variable

- If it does not receive Reset from core, then this watch dog timer comes to picture.

→ Instruction Register has both Program & Data


→ PIC has either 8/16 bit bus
(low end)

→ Core interfaces with Multiple sensors/actuator via
series or parallel I/O ports.

→ PIC can handle 5 no of multiple sensors concurrently.

ARM 7 - Typical Architecture :

24/01/2023



- ARM 7 → 32 bit processor

→ Von- Neumann

- ARM 9 → Harvard

- ARM 7 → Slightly deviates from RISC

- ARM 7 → 3 stages : Fetch, Decode, Execute

- ARM 9 → 5 stages : Fetch, Decode, Execute, Memory, Write

- ARM 10 → 6 stages : Fetch, Issue, Decode, Execute, Memory, Write

① Statistical Signal Processing

② Game Theory

→ Dr. John Bob sra

③ Decentralized Detections



(Specializations)

④ Optical communication(POW)

⑤ Crypto Currencies

Pipeline feature:

Example: Washing Machine



To increase Efficiency

1 bunch of clothes = B_1

→ 4 Nos. of Bunches need to be washed



Semi auto W.M

(3 stages)

W	B_1	B_2	B_3	B_4	
D		B_1	B_2	B_3	B_4
I			B_1	B_2	B_3

$\xleftarrow{B_1 \rightarrow}$ $\xrightarrow{B_1 \rightarrow}$

4 bunches → 2 hours

$B_1 \rightarrow 3\text{c}$

$B_2 \rightarrow 4\text{c}$

$B_3 \rightarrow 5\text{c}$

$B_4 \rightarrow 6\text{c}$

$B_N \rightarrow (N+2)\text{c}$

N bunches $\Rightarrow (N+2)\text{c}$

If ' k ' stages $\Rightarrow (N+(k-1))\text{c}$

(instead of
3 stages)

$$\therefore T_k = [N + (k-1)]\text{c} ; k - \text{no. of stages}$$

In finding every bunch after (without pipeline) Time required for each stage
 (with pipeline) every bunch → after every ? (20min) we are getting bunches

$$\Rightarrow \text{Efficiency factor} = \frac{60}{20} = 3\# \quad (\text{max efficiency})$$

- T_0 - represents time required without pipeline

$$\rightarrow \text{Speed up} = \frac{T_0}{T_k} = \frac{NKc}{[N + (k-1)]c} = \frac{NK}{N+k-1}$$

$$\rightarrow \text{When } N \rightarrow \infty \Rightarrow \text{Speed up} = k$$

- Pipeline Efficiency = $\frac{N}{k(N-1)} = \frac{S_k}{k}$


Pipeline throughput : No. of jobs done per time

$$f_k = \frac{N}{T_k}$$


- For ARM7 → it has 3 stages (Fetch, Decode, Execute)
- ARM9 (Harvard) → 5 stages (Fetch, Decode, Execute, Memory Write)
 → For each particular stage or between each stages, we need to have Latch.




ARM 9 TDMI Pipeline



ARM7 TDMI Pipeline



30/01/2023




(1) Instruction Execution cycle

(2) Processor Memory Interface


(3) Byte Ordering

(4) Byte/Word Alignment

(5) Classification of ISA




80/01/2023




- ARM7 - 3 stages : Fetch
Decode - done by CPU
(Execute) Operand Fetch

$$A = B + C$$



Memory stored based on Memory Architecture.



Byte Ordering

① Little Endian

② Big Endian

0A2CAF

(1) Little Endian : LSB stored in lowest address.

(2) Big Endian : LSB stored in highest address




Word Alignment:

[A] [B] [] - 2 byte alignment

[A] [] [] [B] - 4 byte alignment

Classification of ISA :

- ① Stack
- ② Accumulator
- ③ Register-Memory Architecture
- ④ Load & Store



ROM) /

Code Memory

→ MROM

→ OTP

→ EROM

→ EEPROM

→ EEPROM

→ NVRAM

FLASH : Ex: Pen drives, μ SD card
(latest) (Secure-Digital Card)

• SAM - Ex: CD, Magnetic tapes, Oldies

• ROM (or) Code Memory

$\stackrel{\text{E.g.}}{=}$ Program = Control Algorithm - it is dumped on ROM.

• Masked ROM = MROM

• One Time programmable ROM (\cong OTP \cong PROM)

• Erasable ROM

• Electrically Erasable Programmable ROM (EEPROM)

• Non-Volatile RAM

→ ROM stores control algorithm.

• ROM is independent of the power.

• We can erase & access it fast, so its called as FLASH

Volatile

RAM vs SAM

SRAM

DRAM

NVRAM

• RAM - Volatile Memory

• Serially Addressed Memory - SAM

• Directed Address

Memory - DAM

• ROM - Non Volatile memory

(Secure-Digital Card)

DAM

ROM

RAM

SRAM

DRAM

NVRAM

OTP

PROM

MROM

EEPROM

FLASH

CD

SD

HD

SSD

31/01/2022

- MROM - Cheap, stores control algorithm once,
cannot erase.
- OTP - Stores once & erases once (updating firmware
is allowed for only once)

- MROM based on FET

PEOM:

- PolySilicon (or) No chrome
- UV-exposure — can change memory

EEPROM: Some crystal is used

- FASAF is the latest one.
- In FASAF, we can erase & reprogram it for 10^6 cycles
(based on manufacturing.)
- Accessibility is more for RAM when compared to ROM.
 $\text{RAM} \rightarrow 3 \times \text{ROM}$)
- BIOS - Basic Input Output System Configuration
- NVROM - has inbuilt battery — duration of 10 years

SRAM cell

- Cells ~~charge~~ defined by "voltage"
- BiCMOS
- Don't require refreshing
- Expensive
- Faster comparatively

DRAM cell

- Cells ~~charge~~ defined by - charge - (q_1)
- CMOS + Capacitor
- Refreshing required
- Less Expensive
- Less faster

• Memory Selection for E.S.

- UML diagram

- OOPS


→ Seat belt ES design:

(Software cycle)

- 
1. System Level Requirements
 2. Model (i/p, Data, State of Machine, o/p)
 3. Testing
 4. Revalidation

~~System Design~~

Seatbelt Alarm



② Data Driven Graphs / Data Flow graphs (DFG)

FSM: ① State of System


② Elements (which trigger the states) - messages

③ Transition - in terms of "events"

④ Actions - "nodes"

Ex: Coffee Vending Machine.

• ES for ① DFG
(Data Driven System)
(Ex: Camera System)



② CDFG
Condition Data Flow Graph


Ex: $\text{flag} = 1 \rightarrow x = a + b$, else $y = a - b$



CDFG

leaves are data

(Textbook 7.2.1)



contains

06/02/2023

- UML - Unified Modelling Language: Symbols & arrows.
- OOPS - Object Oriented Programming System.
- Views:
 - User,
 - System Designer,
 - Testing / Validation

6/2/2023

- C' - is a kind of sequential language.

- OOPS - Ex: Java, C++

C'
sequential

OOPS

Java, C++

(Abstraction)

Procedure / functionality

(Polymorphism)

Objects, Classes

(Inheritance)

| encapsulation

(data hiding)

Design & Development of Ideas

(E.S.)

concurrent

programming

Ex: Library Software

Objects

→ Books
→ People
→ Reference books

→ Journals

Abstract Object

Controller
(issuing books)

Instantiation

OOPS - Objects + Methods


(functions)

UML - Unified Modeling Language

- Contains Symbols & express arrows in various ways
- Origin: OMT — 1990
Booch — 1991
Rumbaugh, Jacobson, & Booch — 1992
- Current Version is UML 2.0 (0.8, 0.9)

Model (vs) Design

- A Design is a Model of a system.
- There can be multiple models for a system.



There can be multiple solutions for a model

- Views:
- ① User view
 - ② Structural View
 - ③ Behavioural View
 - ④ Implementation View
 - ⑤ Environmental View

Ex: Banking Software

Designer's perspective

Methods (through which objects communicate)

UML

Diagrams:

- ① Use case Diagrams
- ② Sequential Diagrams
- ③ Collaboration Diagrams
- ④ State Chart Diagrams (related to FSM)
- ⑤ Activity Diagrams (Flowcharts)

Things

- (1) Structural
- (2) Grouping
- (3) Behavioural
- (4) Annotational

Relationships

7/2/2023

Factoring Use Cases

3 ways of factoring:

- <<include>>
- <<mandatory>>
- <<extend>>
- <<optional>>

Hardware - Software Tradeoffs

8/2/2023

- Design Consideration : Power, Memory \Rightarrow Performance

- Software techniques to reduce file size:

(CODEC) — Sampling, Compression

→ Compression & De-compression

- Lossy

- CODEC examples : VLC

(Software)
Mx player
(Codecs for audio & video)

MP3 } wrappers

MP4 } contains Navigation

- Hardware : CODEC ? ADC, DAC

- File System (FS) for Linux

Windows

Mac

Red Hat

- 8 GB RAM on MAC = 16 GB ^{RAM} on Windows

- APFS - Apple File System

→ Processing Time

→ Man power

→ Memory size

~~Endem~~

gates/inch = density

→ Reconfigurable / Freq. of change

→ Reliability (Hardware)

- Processing time A. Eidsen
- Man Power.
- Memory size
- Reliability (Hardware)
- Reconfigurable / Frequency of change
- keil ^{is both}, emulator, Simulator, Embedded language

Difference between emulator & simulator?
 It's a Software/H.W that
 Non - OS based ES simulates other system.

- ① Out of circuit ^{dump}
- ② ISP mode (In system Programming)
- ③ IAP (In Application Programming)

(MCU device)

R TOS

Scheduling

Pigeon hole Problem

- Resource Allocation
- Deadlocks


holes = h

○ ○

○ ○

○

Pigeon = p



→ if $p > h$ - there will be 1 hole which can be occupied by more than 1 pigeon.


Problem: A chessboard contains 64 squares. A Biscuit can occupy 2 squares. So no. of biscuits which can occupy whole chess board is 32.

(1) If one chess square is removed
Biscuits count = 32



(2) If 2 small squares removed

Biscuits count = 30




32-White,
30-Black

Problem 2: Globe: Covered Hemisphere


→ 25° S. Lat. and 30° E.

Points



Problem 2: Globe: Covered Hemisphere

Points



RTOS

27/02/2022


→ Real Time Operating System

- Task, Event
- Job - a unit of work

Ex: Manager

Scheduler

Task is "released"



RTOS

vs

① Not time-critical

Ex: Chemical reactors,
Nuclear reactors,
Seat belt, Air bags

Ex: Multicore


② Response time

③ No response time

④ Fairness not met
(not required)

⑤ Fairness required

Air bag system:



→ Here, Response time is 15ms

↳ Time where task is completed.

Deadlines:

- Job after deadline is of no use. (E.S.)
- (1) Hard deadline
 - (2) Soft deadline → early is better
 - (3) Firm — DL's are ignored

Soft deadline example: Railway reservation

soft DL

Hard deadline example: Braking system

soft DL

Hard deadline example: Air Bag system


Based on the deadlines: Hard RT systems, Soft RT systems and Firm RT systems

Firm DL Example: Surveillance, Video conferencing, telemetry


Soft DL example: Web browsing, all interactive application

RT Systems:


Hard RT System




Soft RT system:



Firm RT system:




- web browsing
- Real-Time
- TCP, UDP - Protocol
- OSI layers (7)
- TCP - Paket
Best Short
Traffles



~~OS~~

RTOS



Multiple Tasks of RTOS:

- File systems
- Memory
- Networking
- Interfacing with various I/O
- Scheduling & buffering I/O

Nomenclature/Lingo: Tasks (\equiv Jobs or Jobs)

Why RTOS?

CPOS vs RTOS

Ex: Air bag safety system

Scheduler

- Release time = Schedule time
- Phase time (interval)
- Processing time = Execution time
- Response time

Deadline (DL)

Types of DLs

Types of RTs


Scheduler

➤ Cyclic executives (fixed timing)

(Round Robin) requirement,
say $DL = 10\text{ msec}$)

→ Simple

→ Memory $< 4K$



Ex:

Tasks	Time Required (DL)
T_1	20 msec
T_2	100 msec
T_3	50 msec

Multirate

clock used as interrupt, but here time requirements are different so it's called as Multi-rate requirements constraints → Table Driven Scheduler

Code:

```
const int SchedTable size = 10
```

```
time_handler()
```

```
{ int next time, task current,
```

```
current = SchedTable [entry], tsk
```


```
entry = (entry + 1) % size of
```

```
set timer()
```

```
Execute_task (current)
```

for N tasks (No pre-emptive)


$$\text{Major/Main cycle} = \text{LCM}(T_1, T_2, T_3, \dots, T_N)$$



- Pre-emptive scheduler

Revision:

$$\text{RTS} \supset \text{ES}$$



01/03/2023

~~Ex: for non-RTS (but ES ?) - Form RTS~~

RTS - Industrial applications: SCADA applications, Laser printing, MPFI (multi-point fuel injection) system,

• Engine (Railway) - 1st E.S.

• Sporadic application : - RTS

↳ Surveillance

↳ Safety critical


RTOS characteristics

1. Time constraint (Deadline) \rightarrow T_{max}
 2. Correctness criteria \rightarrow (deadlines met)
 3. A vast majority of ES are RTOS
- f.

06/03/2023

- Table Driven Scheduler - drawback is OS overhead
 - ↳ setting up time
- Cyclic Scheduler (clock)
- Task (Execution Time, Period, DL)

Major cycle → Major cycle is the LCM of periods (P_i)



- Major cycle also called as hyperperiod

Design steps

At Frames boundaries

1. Choose frame size
2. Partition jobs into slices. There is no preemption.
3. Place jobs / slices into frames within frame.

* Cyclic executive performs scheduling.

Cyclic Executive Example

. Job = (computation time, period, relative DL)

$$\cdot A = (1, 10, 10) \quad B = (3, 10, 10)$$

$$D = (8, 20, 20)$$

$$C = (2, 20, 20)$$

Two slices $c(D_1) = 2$, $c(D_2) = 6$

• Major cycle = 20 msec

• We select frame size = 10 msec

$$\text{Frame size: } f \geq \max. \{ \text{Executive Time } (ET_i) \} \forall i$$

Frame size constraints

1. Every job needs to start and complete within a frame
 $f \geq \max(T_i); 1 \leq i \leq n$

2. Frame size f divides H (the hyperperiod)

3. B/w release time & DL of every job there is atleast one frame.

ii) Selecting an appropriate frame size(f)

- Minimum Scheduling overhead & chances of consistency:

→ f should be larger than each task size

→ Sets a lower bound

- Minimization of Table size:

→ f should squarely divide major cycle.

→ Allows only a few discrete frame size


~~No wider choice amidst wait times~~ → do.

iii) Satisfaction of Task DL

→ B/w arrival of a task & its DL: atleast one full frame must exist.

→ Sets an upper bound



di - relative DL



• If there is not even a single frame: The task would miss its deadline,

• By the time it could be taken up for scheduling, the DL could be imminent.

• The worst case for a task occurs when the task arrives just after a frame has started.



07/03/2023

Criteria:

- ① $f \geq \max_{(T_i)} \{ \text{Ex. Time.} \}$; f = frame size - frame size must include all tasks
(non-trivial)
- ② $2f - \gcd(P_i, f) \leq d_i \quad \forall i$
- ③ $f^* \left(\frac{\text{LCM}(P_i)}{f} \right) = \text{LCM}(P_i)$ - frame has to divide squarely the major cycle

Example:

$T = (\text{computational time, period, relative deadline})$

$$A = (1, 6, 6) \text{ msec}$$

$$B = (2, 8, 8) \text{ msec}$$

$$(0, 0, 1) \rightarrow A \text{ - Subcycle}$$

Major cycle?

$$(0, 0, 1, 2) \rightarrow 8$$

Frame cycle?

$$(0, 0, 1, 2, 3) \rightarrow 9$$

$$\text{Sd: Major cycle} = \text{LCM}(P_i) = \text{LCM}(6, 8) = 24$$

Frame size: possible values: $\{1, 2, 3, 4, 6, 8\}$

$$\text{Case: } f = 2 \text{ msec} = (0, 0, 0, 0, 0, 0) \text{ msec}$$

$$\text{Total no. of frames} = \frac{24}{2} = 12 \text{ frames}$$

$$\text{Instances of } A : \frac{24}{6} = 4$$

$$\begin{aligned} \text{Instances of } B : \frac{24}{8} &= 3 \\ \hline \text{Total} &= 7 \end{aligned}$$

No. of empty frames:

Aim: Find max. of f such that we can minimize clock overhead
(minimum no. of clock interrupts)

Example:

Case 2: $f=4$

Total no. of frames = 6

Total no. of instances $(A+B) = 7$

- Not possible

f=3:

Example: $A = (1, 10, 10)$

$T = ((T_i, P_i), d_i)$

$B = (3, 10, 10)$

$C = (2, 20, 20)$

$D = (8, 20, 20)$

$D_1 = (8)$

$D_2 = (6)$

(Slicing the job)

Sol: Major cycle = LCM $(10, 10, 20, 20) = 20 \text{ ms}$

Possible Frame sizes: $\{8, 10, 20\}$

for $f=10$: No. of job instances = 2

15/03/2023

Example: A(1,6,6)

B(2,8,8)

f3: No. of instances = 8

like 8 tasks
4 A tasks
3 B tasks

A B - - - - -

Different patterns of assigning jobs (A, B)

giving length & time period to 8 frames - 8C₇

No. of cyclic schedulers are possible =

$$8C_7 \times 8C_4 \times 4C_3$$

Cons of Cyclic Schedulers:

- Inflexible: Difficult to modify and maintain.
- As number of tasks increases: It becomes very difficult to select a suitable frame size.
- Fragile: Overrun may cause system to fail.
- Difficult to handle sporadic and aperiodic tasks.

Pro of Cyclic Schedulers:

- Simple and efficient

Event-Driven Schedulers:

- Foreground tasks
- Background tasks

→ Real-time tasks are run as foreground tasks.

→ Sporadic, aperiodic and non-real time tasks are run as background tasks.

→ Among foreground tasks, at every scheduling point: highest priority

Background task completion time = foreground task is scheduled.

$$Ct_B = \frac{e_B}{1 - \sum \frac{e_i}{P_i}}$$

• A background task can run when no foreground task is ready.


• Let T_B be the only background task

• Its processing time be e_B .

• The time for it to complete would be:

$$Ct_B = \frac{e_B}{1 - \sum \frac{e_i}{P_i}}$$

- Completion time for the background task



• Fraction

Ex: e

• Comp

Schedu

Schedu

• Preemptive task,

• Simplest

Scheduling time
 (e_i, P_i, d_i) task for every P_i
↳ repetition is finite)

$i = 1, 2, \dots, N$ - high priority task for the task which has shortest DL.

- Fraction of time the high priority task engages

$$= \sum \frac{e_i}{P_i}$$

Ex: $e_1 = 50 \text{ msec}$, $P_1 = 100 \text{ msec}$, $d_1 = \dots$

$$e_B = 1020 \text{ msec}$$

Completion time for background task = $\frac{1020}{1 - \left(\frac{1}{2}\right)}$

$$= 1020 \times 2$$

$$= 2040 \text{ msec.}$$

Scheduling Points for Event-Driven Schedulers:

- Scheduling points: Defined by task completion and arrival events.
- Preemptive schedulers: On arrival of a higher priority task, the running task may be preempted.
- Simplest even-driven scheduler: Foreground \rightarrow Background scheduler

- Scheduling decisions are made when:

→ A task becomes ready.

→ A task completes execution.

- Preemptive schedulers:

→ When a higher priority task becomes ready any executing lower priority task is preempted.

- Greedy schedulers:

→ These never keep the processor idle if a task is ready.

Preemptive Scheduling:

- Considering only independent tasks executing on a uniprocessor.

- The two algorithms: EDF, RMA

- RMA - Rate Monotonic Algorithm: is the optimal static priority scheduling algorithm.

- The task priorities once assigned by the programmer do not change during runtime.

- EDF - Earliest Deadline First: is the optimal uniprocessor scheduling algorithm

• Event-Driven

→ The t

→ Based

tasks

Uniprocess

→ Tasks

→ There

• EDF ps

• At any task

• Preempt

• EDF Sched

• Sum of

• Example

$T_1 =$

• Sol: Sched

Event-Driven Dynamic schedulers:

- The task priorities can change during runtime
- Based on the relative urgency of completion of tasks. (\uparrow priority for the least DL)

Uniprocessor - Independent tasks:

- Tasks do not share resources.
- There is no precedence ordering among the tasks.
- EDF is the optimal uniprocessor scheduling algorithm.
- At any scheduling point, the scheduler dispatches the task having the shortest deadline among all ready tasks.
- Preempts any task (with longer DL) that might be running.

EDF Schedulability check:

- Sum of utilizations due to all tasks is less than one:

$$\sum_{i=1}^n \frac{e_i}{p_i} = \sum u_i \leq 1$$

Example: $T_i = (e_i, p_i, d_i)$

$$T_1 = (1, 3, 3) \quad \& \quad T_2 = (8, 12, 12)$$

Sol: Schedulability check: $\frac{1}{3} + \frac{8}{12} = \frac{1}{3} + \frac{2}{3} = 1 \leq 1 \checkmark$



$$\underline{\text{Sol:}} \quad T_1 = (1, 3, 3) \quad T_2 = (8, 12, 12)$$

$$d_1 = 3 \quad d_2 = 12$$

T_1'	T_2'	T_1^2	T_2^1	T_1^3	T_2^1
0	1	3	4	6	7

- T_1 repeats after every 3 seconds i.e. at 3, 6, 9, ...

At $t=9$ sec, T_1 has $d_1=3$ & T_2 has $d_2=2$ & so T_2 chosen

Here T_2 divided as $\boxed{2 \mid 2 \mid 2 \mid 2} \Rightarrow \text{Total} = 8$ ns

Example 2: $e_1=1 \rightarrow p_1=4, d_1=4$ i.e. $T_1 = (1, 4, 4)$

$$T_2 = (1, 5, 5) \quad T_3 = (5, 20, 20)$$

Sol: Schedulability check:

$$\frac{1}{4} + \frac{1}{5} + \frac{5}{20} = \frac{9}{20} + \frac{5}{20} = \frac{14}{20} = \frac{7}{10} = 0.761$$

Dynamic

- The longer tasks have higher priority
- EDF

Disadvantages

- Poor utilization
- Response time
- Poor performance

- Poor throughput
- more time
- arise on

• When a

es ex
ets

• Enq E

a priori

- The complexity is logarithmic

Dynamic priority:

- The longer a task waits in ready queue, the higher the chance of its being taken up for scheduling.
- EDF is simple & optimal, not very efficient.

Disadvantages of EDF:

- Poor transient overload handling.
- Runtime inefficiency.
- Poor support for resource sharing among tasks.
- Poor transient overload handling: A task might take more time than estimated and too many tasks might arise on some event.
- When an executing task takes more time, in EDF: it is extremely difficult to predict which task would miss its deadline.
- In EDF implementation, tasks need to be maintained sorted, a priority queue based on task deadlines is required.
- The complexity of inserting a task into a priority queue is $\log(n)$; n is the number of tasks.

MLF : A variation of EDF

- Minimum Laxity First
- Laxity = relative deadline - time required to complete task execution.
- The task that is most likely to fail first is assigned highest priority.

(e_i, p_i, d_i) Lower p_i - high Priority


higher p_i - Low Priority

- EDF=MLF when tasks have equal execution times and deadlines.


Rate Monotonic Schedulers:

- Process priority determined by arrival rate (since $\text{rate} = \frac{1}{\text{Period}}$)


Process 1: higher priority



Process 2: lower priority



Preemptive Scheduling



If RMT
no other

Schedulab

$$\text{UB-I} : \rightarrow \sum$$

$$\sum_{i=1}^n \frac{e_i}{p_i}$$

UB-II:

$$\rightarrow \sum$$

For a v

$$\sum e_i \leq U$$

RATA:

Example:

$$T_1 =$$

Sched Sched

QD II

- If RMA cannot schedule a set of periodic tasks then no other static priority scheduling algorithm can.
- Schedulability tests : Utilization bounds.

$\diamond \underline{UB-I}$:

\rightarrow Sum of u_i due to tasks is less than one


$$\sum_{i=1}^n \frac{e_i}{P_i} = \sum u_i \leq 1 \quad (\text{necessary but not sufficient condition})$$

$\diamond \underline{UB-II}$: (Liu & Layland 1971)

$$\rightarrow \sum u_i \leq n(2^n - 1); \quad n - \text{no. of tasks}$$

For a very large no. of tasks i.e. $n \rightarrow \infty$

$$\sum u_i \leq \lim_{n \rightarrow \infty} n(2^n - 1) = \ln 2 = 0.693$$



RMA:


$\downarrow d_i$

Example: $T_i = (c_i, P_i)$

$$T_1 = (2, 4) \quad \& \quad T_2 = (1, 8)$$


Schedulability check:

$$\textcircled{D} \textcircled{I} \quad \frac{1}{4} + \frac{1}{8} = 0.25 + 0.125 = 0.375 \leq 2(\sqrt{2}-1) = 0.82$$



Example 2: $T_1 = (2, 4)$ & $T_2 = (4, 8)$

Sol: $\frac{2}{4} + \frac{4}{8} = 0.5 + 0.5 = 1.0 > [2] (\sqrt{2}-1) = 0.82$



- Some tasks sets that fail Liu-Layland may be schedulable under RMA \rightarrow Liu-Lehoczky test.

Example: $T_1 = (1, 4, 4)$ $T_2 = (2, 6, 6)$ $T_3 = (3, 20, 20)$

Schedulability check:

$$\sum_{i=1}^3 \frac{c_i}{p_i} = \sum U_i^0 = \frac{1}{4} + \frac{2}{6} + \frac{3}{20} = \frac{44}{60} = \frac{11}{15} = 0.733 < 1$$


$$n(2^{y_2-1}) = 3(2^{y_3-1}) = 0.778$$

$$\sum U_i^0 = 0.733 < 0.778$$

• RMA : Resource sharing

• T_x^y \leftarrow instance (Superscript)
 x \leftarrow task number

• Resources $\{R_i\}$ \rightarrow CPU time
 \rightarrow Data structuring $\{T_i\}$



- RMA
- Priority


• Non-

Ex: Files


• A piece

resource
in the

\rightarrow Sem
to e



Deadlock




- RMA performance? Difficulties?
- Priority inversion?
- Non-preemptable Resources \Rightarrow Critical sections
Ex: files, data structures, devices etc.
- A piece of code in which a shared non-preemptable resource is accessed is called a Critical Section in the operating systems literature.

→ Semaphores are the traditional OS solution to execute critical sections.

21/03/2023

RTOS



atomic \rightarrow TCR

CR - Critical section Resource

Transaction or accessing a file abc

- Semaphores - Traditional OS solution to execute critical sections.




\rightarrow Priority inversions

\rightarrow Unbounded Priority inversions

- A task instance executing its critical section, cannot be preempted - Priority Inversion.

Consequence: A higher priority task keeps waiting, while the lower priority task progresses with its computations.


- When a resource needs to be shared in the exclusive mode.
- A task may be blocked by a lower priority task which is holding the resource.



Reduce time for CR
TCR \downarrow


T1
T2
T3
T4
T5
T6
T7
T8
T9

RTOS



Evi Mars
Pathfinder



Task doesn't require R



Unbounded Priority Inversion

Solution: Increase Priority
of T₁₀ to 2 so T₅, T₃, T₆ will not be preempted

- A low priority task is holding a resource.
- A high priority task is waiting
- Intermediate priority tasks which do not need the resource repeatedly preempt the low priority task from CPU usage



No. of priority inversions suffered by a high priority task : can become unbounded

Chapter 4

A high priority task miss its deadline.

In the worst case, the high priority task might have to wait indefinitely.

Unless handled properly, priority inversions by a critical task can be too many causing it to miss its deadline.

Most celebrated example is Mars path finder.

Solution:

→ Priority inversions can be avoided by reducing critical section resource time. ($T_{CR} \downarrow$)

→ Unbounded Priority inversions can be avoided by increasing the priority of T_L to "2", so that the intermediate tasks will not be preempted.

That means, increasing the rank of T_L - Low priority resource holding task.

Priority Inversion Protocol

PIP : Priority Inheritance Protocol

$$T_H = 10$$
$$T_L = CR$$

$$L = 10 \text{ then } L = 1 \text{ priority entity}$$

27/03/2023

• ISR

• IPI

• Assem


• Ass

• Comp

#Chapter 4 From David Book, An Embedded software 27/03/2023
Er. Simon Printer (276 pages)


Interrupts

- System level Subroutines
- Why interrupts needed? for pre-emption.



- I/O devices have Interrupt Routines

- Interrupt request pins :



- ISR : Interrupt Service Routines

- IH : Interrupt Handler, handler()

- Assembly Code

- Assembler

- Interpreter

- Compiler : HLL to LLL

- Assembler : Human readable code
Single assembly code → Single instruction
- Compiler : .c code → .object
Single instruction → Multiple instruction

• PC - holds address of next instruction to be executed

Task Code :

MOV R1

MULTIPLY R1, 9

DIVIDE R1, 5

ADD R1 32

:
:

when key is pressed

IR (I+)

Temperature
°C to °F

PUSH R1
PUSH R2

① Read character

② Store R1

③ Enabling Interrupt request

POP R1
POP R2

Restore
the status
back

RETURN

- nested ISR : add on features of μC
- where these IR(I-M) stored?
- In 86-family has special name for 'RETURN' (Intel)
- Syntax of subroutines in assembly code:

CALL(), RETURNS()

Operations that an assembly code performs :

- ① Arithmetic operations (Accumulator)
- ② Conditional Jumps (JCOND)
- ③ Unconditional Jumps
- ④ Subroutines

Ex: SUBTRACT R1, 3

JCOND zero, NO

- Interrupt vector table : place where IR is stored
- Based on the family of processor, interrupt vector table is stored


for family 86 → 0x0003
80186 → 0x0000

different family → predefined location

- Need to see the datasheet
- μP or μC do not execute an interrupt in the middle of a current executing task.

Zilog Z80 \rightarrow X86

- Only in moving a large file, interrupt is executed
Mov file to location
- Based on priority, 2 interrupt tasks are executed
- Nested interrupts

- If interrupt request pins disabled,


Time stamp
Priority
Priority
Priority
- If interrupt request pins are disabled & they are not enabled back \Rightarrow system is in fault.

28/03/2023

- Assembly code = executes each code one at a time
 - atomic part
 - If ISR \leftarrow Interrupt
(can't happen)

- Example: (Code) Nuclear reactor: To + To (what)
(if)
normal function
Buzzed

static ent :Temperature [2];

void interrupt vRead Temperatures (void)
{
 ?Temperature[0] = !! read in the value from hardware
 ?Temperature[1] = !! read in the value from hardware
}

?Temperature[0] = !! read in the value from hardware
?Temperature[1] = !! read in the value from hardware
}
void main(void) {

int iTemp0, iTemp1;

while (TRUE) {

?Temp0 = ?Temperature[0];

?Temp1 = ?Temperature[1];

if (?Temp0 != ?Temp1)

T=10ms

{
 ;(0) write your code to set off handling alarm;
 ;(1) writing signals - Ignal
 ;(2) alarm
}

MOVE R1 (?Temperature[0])

MOVE R2 (?Temperature[1])

SUBTRACT R1, R2

JCOND ZERO, TEMPERATURES_OR

; Code goes here to set off the alarm

TEMPERATURES_OK:

Selection:

static ent iTemperatures [2];

void interrupt void ReadTemperatures (void)

{

iTemperatures [0] = !!, read in value from hardware

iTemperatures [1] = !!, read in value from hardware

}

Void main (void)

{

int iTemp0, iTemp1;

while (TRUE)

{

disable(); /* Disable interrupts while we're
the array */

iTemp0 = iTemperatures [0];

iTemp1 = iTemperatures [1];

enable();


if (iTemp0 != iTemp1)

!! set off howling alarm;

}

• nested interrupts?

PIP



What is meaning of
 (Keywords)
 (C or C++)

Static? Volatile? Const?
 Static variable (Scope/
 environment)
 volatile
 const:

Disabling interrupts in Assembly Language:

DI ; disable interrupts while we use the array

MOVE R1, (?Temperature[0])

MOVE R2, (?Temperature[1])

EI ; enable interrupts again

SUBTRACT R1, R2

JCOND ZERO, TEMPERATURES_OK

; Code goes here to set off the alarm

TEMPERATURES_OK:

Interrupts with a Timer

static int iSeconds, iMinutes, iHours;

void interrupt vUpdateTime(void)

{

 ++iSeconds;

 if (iSeconds == 60)

 {

 iSeconds = 0;

 ++iMinutes;

 if (iMinutes >= 60)

 {

 iMinutes = 0;

 ++iHours;

 if (iHours >= 24)

 iHours = 0;

 }

 }

 !! Do whatever needs to be done to the hardware

}

 }

long iSecondsSinceMidnight(void)

{

 return (((iHours * 60) + iMinutes) * 60) + iSeconds;

}

 }

One way to fix this problem is to disable interrupts while Seconds Since Midnight does its calculation.

long SecondsSinceMidnight (void)

{

 disable();

 return (((((iHours * 60) + iMinutes) * 60) + iSeconds));

 enable(); /* WRONG: This never gets executed! */

}

Instead of above, better do it like this:

long SecondsSinceMidnight (void)

{

 long lRetVal;

 disable();

 lRetVal = (((((iHours * 60) + iMinutes) * 60)
 + iSeconds);

 enable();

 return (lRetVal);

}

If the µP's registers are too small to hold a long integer, then assembly language will be something like:

MOVE R1, (SecondsToday) ; Get first byte or word

MOVE R2, (SecondsToday+1) ; Get second byte or word

RETURN

Disabling and Restoring Interrupts

long iSecondsSinceMidnight (void)

{

long lRetVal;

BOOL fInterruptStateOld; /* Interrupts already disabled? */
fInterruptStateOld == disable();

(lRetVal = ((iHours * 60) + iMinutes) * 60)

+ iSeconds;

/* Restore interrupts to previous state */

if (fInterruptStateOld)

enable();

return (lRetVal);

}

Static S. Variable in C

29/03/2023

Difference b/w

int temp

{

Static int temp

int temp = 0

Ex: main() → mainfunction

{

→ func1() → new function called by main

func1()

func1()

func1()

{

 ff temp;

 printf()

→ So if we use int temp = 0 then the value of the temp
is erased every time the function is read

→ But if we use static int temp = 0, the static will store
the value of temp in calline.

→ The shared data is a problem for nested interrupts.

→ For example when we are checking the interrupts

IH1 \rightarrow disable()

C section!

enable()

IH2 \rightarrow disable()

CS:2 \rightarrow Here CS2 only should be
enable() done after CS1

- We can avoid this by checking the state of IH1.
(or)

- We can avoid it wholly if we directly calculate the seconds and just call the return function in one function.
- But the problem is that it only works for 32-bit microcontroller.
- A 16-bit processor will need more GPIO's which will be effected by interrupts.
- So instead we read the data twice to double check whether the value is effected by interrupt or not.
- But here we can't just use static function we need.

Static volatile int temp=0

Fig 4.10

static int buttonpremod=0

main()

{

while (buttonpremod == 0)

```
printf ("button was pressed")  
return;  
}
```

```
ITL1  
interrupt button()  
{  
    ++button_pressed;  
}
```

- Here compiler converts it into assembler code but before that the compiler does optimization.
- The problem is that the ITL1 will update the R1.
- The compiler doesn't know this because and will check the cache but not R1. so instead we use
- Static Volatile int button_pressed = 0 this helps ; will making the compiler check register instead of cache.

OS Architectures

03/04/2023


① Round Robin \rightarrow Sequential fashion

② Round Robin with Interrupts

④ RTOS

③ Function queue scheduling architecture

Digital meter



What OS?

\rightarrow simple

\rightarrow No time constraints

\rightarrow No DL's

\rightarrow No need of interrupt

Pointer:

\rightarrow Simple

• Interrupt c

is jammed

• In case

= 100msc

- read
- perform calculations
- Display

(Task A = True)

\rightarrow Worst delay

Task has to wait

for 10msc

```

if (Task A == True)
{
    if (Task B == True)
        Task C
    else
        Task D
}

```

10step

• Stand alone

② main()

while (T

\rightarrow Manufacturer make sure the time taken to move the nob ~~is~~ at least more than 1 sec, so that there is no delay time & response time is low i.e. response is quick

Digital meter


- Simple
- Not a RTOS (no timing constraints)
- No need of interrupts

Printer:

- Simple
- There are deadlines
- need of interrupt

- Interrupt use cases : for stopping the print, when paper is jammed

- In case of N/W printer



• Stand alone

• Global variable, all are initialized to FALSE

(2)

main()

while (TRUE)

{


 if (A) ~

 if (B) /

 if (C) ^

} BOOL Task = TRUE

Interrupt subroutine A



} TaskA == FALSE

do JobA;

③ Function queue scheduling architecture

- There is nothing in the main function

05/03/2023



RTOS - Why

What's the difference from the above architectures

Applications:

① Round Robin Ex: TDM, Digitalmeter

② " with Interrupts

Ex: N/W printer

③ Function Queue Scheduling → no deadlines
→ Response time / Latency
Ex: CRO


RTS
④ RTOS

Ex: Printer, Bar Code Scanner, Gasoline tank
→ Time critical
→ Deadline

- Latency refers to interrupts

Ex: Factory - gas.

ISP \equiv MC



Interrupt

gas leak()

Store current states to stack
disable()

(R
enable()
restore states

- $CR = \begin{cases} ① Shut down \\ ② Calculations which part \\ ③ Resume normal function (or) remaining part \\ ④ Emergency phone call - see to men. \end{cases}$
- (1)
(2)
(3)
(4) \Rightarrow delayed
- I
refer
section
resource

- The period of time it takes to execute any interrupt routines for interrupts that are of higher priority than the one in question.
- Optimization is needed at programming stage.
- Solution for P.I (Priority inversion), reduce T_Q
 \Rightarrow reduce latency.


Alternatives for Disabling interrupts

• Round-Robin-with Interrupts example : A simple bridge (communication)

→ Routers (layer 4')

→ Bridges

→ Ethernet hub



RTOS :

→ no sequential order

→ Based on event/task scheduler or Priority

{
Dynamic event scheduler Static event scheduler

10/4/2023

! • Response time is the key to choose the architecture

• Round-Robin - Worst Response Time

• RTOS - Zero execution time for interrupt routine

Ex: App → Rtos, tightly bounded
Data

• Windows, Mac - Not tightly bounded

Pg No - 138

RTOS examples : Vx.

RTOS

① Linking OS

②

③ Memory part


Ex: App Configuration features, Linking OS
 what's app (Scheduler)
 Linking OS

G.1 Task & Task states:

• Blocked state : a particular task waiting for an external event to happen.

(other than interrupt)

Ex:



• Ready state :

Ex: Petrol Pump

Reentrancy:


11/04/2023

pg-148 Example

- Reentrant functions are functions that can be called by more than one task & that will always work correctly.

→ mutex, b
a

pg-169, 170



- Signalling mechanism - Semaphore - hold, take, release
→ give, take and release → pend and post, post N,
wait and signal.

- RTOS - os
- NU - Na
- The fu

with 'N'
Ex: The N
(Semaphore)

Message

Semaphore problems:

- Forgetting to take semaphore, Forgetting to release the semaphore, Taking the wrong semaphore, holding a semaphore for too long.

Ex: Task 1

Task 2

"Semaphore" A, B, C
 \downarrow \downarrow
 CR1 CR2

Objective
 \downarrow
 CR execution
 min. no. of semaphores.

Tasks

as Task



Ex: Nuclear reactor Semaphore. (pg-158)

pg-148 Example: where takeSemaphore & releaseSemaphore need to be placed?

→ mutex, binary semaphore & counting semaphore are among most common semaphore variants that

pg-169, 170 - example problems RTOS offer.

• RTOS - os

• NU - Nucleus - atomic used exclusively for Reentrant functions

• The functions & data structure whose names begin with 'NU' are those used in an RTOS called Nucleus.


Eg: The NU_SUSPEND parameter to the NU_Obtain_Semaphore
(Semaphore variants - not there in the syllabus)

12/04/2023

Message Queues, mailboxes and pipes: (RTOS)

Eg: Task 1 - Calculating petrol tank level


Task 2 - Display



Tasks

as Task 6

(% through NW
line it takes
time)



By default
reentrant

- Inherent services are provided by the RTOS like Queues, Mailboxes, Pipes.

~~Mailbox~~

- Mailboxes : to have large information from 1 task to the other
- Pipes : refer example
- Queues : (Just the size is different)

Timer functions (7.2)

(7.4)

(7.3, 7.4, 7.5 - covered in npTEL lectures)

npTEL Lect.
videos

Semaphores

④ ← Nested interrupt
Chapter

- I.H. - Nested interrupts (pg-100 in pdf) (120 in book)
- No

RTOS

- Semaphore Nomenclature - give, take, pend, post
(pg-155 in pdf) (175 in book)

- ✗ No Interrupt Latency - calculation wise

- Definition of Interrupt Latency ✓

- malloc, calloc in Cpp not supported by RTOS

(Memory management)

- for what reasons Semaphores are used?
- Types of Semaphores

K.V.

Books: Shibu - Introduction to ES

Computer Organization & E.S - Carl Hamacher
(in library)

Whisper play grounds

Project: Bitcoin mining hardware
Bitcoin parallel hardware

Books: ① A Primer on software for ES ✓
② Rajib Mall ✓ - RTS - Theory & Practice Dead

Lecture 4: (Cyclic Scheduler) - NPTEL

End exam - SOM

- Post mid → (30-35) - EDF, RMA, PIP, Cyclic schedulers
- Pre mid → (15-20) - Identify bugs in the program
 ↳ (Static, volatile) (Identify)
- Pseudocodes (2 M) flaws, bugs)

Syllabus: (David book)

Chapters: 4, 5, 6, 7 (partial)
7.1, 7.2

Videos: 1-10, 14, 15
(7.3, 7.4, 7.5)

- Descriptive → 2 M
- No 1M questions
- Application is given, come up Architecture
Ex: Traffic lights, Petrol station

- EDF & RMA algorithms
- PI's & Unbounded PI's