All-optical Adder with the Help of Terahertz Optical Asymmetric Demultiplexer Based Switch

Imran Hasan Choudhury¹, Arunava Bhattachrayya², and Indranil Jana²
¹Department of Computer Science & Engineering,
²Department of Information Technology, College of Engineering & Management, Kolaghat KTPP Township, Midnapur (East), 721171, W.B, India.

Abstract— All-optical 4-bit carry skip adder has been designed with the help of terahertz optical asymmetric demultiplexer (TOAD) or Semiconductor Optical Amplifier (SOA) - assisted Sagnac switches. This design promises to meet the present-day ultrafast digital communication which requires high speed and accuracy. We describe all-optical carry skip adder by using a set of all-optical multiplexer and all-optical full adder. This architecture of carry skip adder can be used to form a fast arithmetical processing unit than ripple carry adder and carry look-ahead adder. This theoretical model is proposed and verified through numerical simulation.

Keywords- Terahertz optical asymmetric demultiplexer; semiconductor optical amplifier; carry skip adder; optical logic.

I. INTRODUCTION

Semiconductor optical amplifiers (SOAs) are among the most important research interest for their applications in alloptical logic and signal processing [1-4]. Their compactness, simplicity, large nonlinearities, and ease of integration make them suitable to perform a large range of functions such as regeneration, time-division demultiplexing, and Boolean logic and arithmetic operations [5-12]. The nonlinearities that enable SOAs to be used in such applications are governed by the dynamics of optically induced carriers. Addition is the most commonly used arithmetic operation and adder performs one of the most crucial functions of any digital processor, so careful optimization must be done to enhance the speed of this operation. This optimization is already being done in gate or circuit level by manipulating transistor sizes and circuit topology and also rearranging the Boolean equations so that faster or smaller even less power consumption circuit is obtained. Several adder configurations such as ripple carry adder, carry lookahead adder, carry select adder, conditional sum and various parallel prefix adders are being made to obtain an optimum area, delay and power requirements. Ripple carry adder is the simplest adder, but has the longest time delay O (n), where n is the operand size in bits. For our circuit the delay is O (n log n) and area is O (n). So far delay is concerns our circuit design gives the better performance. In this paper we use terahertz optical asymmetric demultiplexer (TOAD) based switch as basic unit to design all-optical 4-bit carry skip adder.

Dilip Kumar Gayen^{1*} and Tanay Chattopadhyay²
²Mechanical Operation (Stage-II), Kolaghat Thermal
Power Station, WBPDCL,

West Bengal, India, 721137, India. E-mail: 1* dilipgayen@yahoo.com 2tanay2222@rediffmail.com, 1imzu.chou@gmail.com

II. OPERATION OF TOAD BASED SWITCH

The basic structure of TOAD based switch is shown in Fig. 1 [13, 14].




Figure 1. A TOAD based optical switch with single control pulse (CP), where SOA: Semiconductor optical amplifier, CW: Clockwise pulse, CCW: Counterclockwise pulse and Δx : asymmetric distance.

In this paper, we have tried to use the output from both the transmitting and reflecting mode of the device. The output power at port_1 and port_2 can be expressed as [15-17]

$$P_{out_1}(t) = \frac{P_{in}(t)}{4} \cdot \left\{ G_{cw}(t) + G_{ccw}(t) - 2\sqrt{G_{cw}(t) \cdot G_{ccw}(t)} \cdot \cos\left(\Delta\varphi\right) \right\}$$
 (1)

$$P_{out_2}(t) = \frac{P_{in}(t)}{4} \cdot \left\{ G_{cw}(t) + G_{ccw}(t) + 2\sqrt{G_{cw}(t) \cdot G_{ccw}(t)} \cdot \cos\left(\Delta\varphi\right) \right\}$$
 (2)

where, $G_{cw}(t)$, $G_{ccw}(t)$ is the power gain. The time-dependent phase difference between clockwise (CW) and counter clockwise (CCW) pulses [15] is

$$\Delta \varphi = -\frac{\alpha}{2} \cdot \ln \left(G_{cw}(t) / G_{ccw}(t) \right) \tag{3}$$

with α being the line-width enhancement factor. In the absence of a control signal, data signal (incoming signal) enters the fiber loop, pass through the SOA at different times as they counter-propagate around the loop, and experience the same unsaturated small amplifier gain G_{ss} , and recombine at the input coupler i.e. $G_{ccw} = G_{cw}$. Then,

52 ISBN: 978-81-923777-9-7

 $\Delta \varphi = 0$ and expression for $P_{out_{-1}}(t) = 0$ $P_{out_2}(t) = P_{in}(t) \cdot G_{ss}$. It shows that data is reflected back toward the source. When a control pulse is injected into the loop, it saturates the SOA and changes its index of refraction. The gain of SOA decreases rapidly [14-16]. As a result, the two counter-propagation data signal will experience a differential gain saturation profiles i.e. $G_{ccw} \neq G_{cw}$. Therefore they recombine at the input coupler, and then $\Delta \varphi \approx -\pi$ the data will exit from the output port-1 i.e. $P_{out_{-1}}(t) \neq 0$ and $P_{out_{-2}}(t) \approx 0$, the corresponding values can be obtained from the equation (2). The energy of the control pulse is ten times greater than that of the incoming pulse. A filter may be used at the output of TOAD based switch to reject the control and pass the incoming pulse.

III. ALL-OPTICAL FULL ADDER

A full-adder adds binary numbers and accounts for values carried in as well as carried out. A one-bit full-adder (FA) adds three one-bit numbers, often written as A, B, and $C_{\rm in}$. A and B are the operands, and $C_{\rm in}$ is a one-bit carried in (in theory, from a past addition). The circuit produces a two-bit output sum typically represented by the signals $C_{\rm out}$ (*carry*) and S (*sum*). Block diagram and all-optical circuit of the full-adder is shown in Fig. 2 and 3 respectively. The detail operation is proposed by Gayen and Roy [18].




Figure 2. Block diagram of full adder (FA).




Figure 3. All-optical integrated full-adder [18], where CPLS: Constant pulse light source, A, B, and $C_{\rm in}$: Input signals, s_1 - s_7 : TOAD based switches, BC: Beam combiner, \:\:\ beam splitter, Carry and Sum: Final outputs.

Depending on the state of input variables (A, B, C_{in}) [these are also the light signals] the outputs are obtained from *Sum* and *Carry*. The logical expression of these outputs are,

$$S = ABC_{in} + A\overline{B}\overline{C}_{in} + \overline{A}B\overline{C}_{in} + \overline{A}\overline{B}C_{in}$$

= $(A \oplus B \oplus C_{in})$ (4)

$$C_{out} = ABC_{in} + AB\overline{C_{in}} + A\overline{B}C_{in} + \overline{AB}C_{in}$$
$$= C(A \oplus B) + AB$$
 (5)

IV. ALL-OPTICAL MULTIPLEXER

A multiplexer (MUX) is a combinational circuit that is given a certain number (usually a maximum of power of 2) of data inputs, let us say 2^n , and n address inputs (select inputs) used as a binary number to select one of the data inputs. The MUX has a single output, which has the same value as the selected data input. All-optical operational principle of the 2×1 MUX is explained in Fig. 4. To implement optical 2×1 MUX, we use TOAD based optical switches, namely s_1 through s_3 , which have one select input (S_0) , and two data inputs $(D_0$ and $D_1)$. The block diagram of 2×1 multiplexer is shown in Fig. 5.




Figure 4. A unit-wise block diagram of all-optical 2×1 multiplexer, where CPLS: Constant pulse light source, S_0 : Select input, D_0 and D_1 : Data inputs, s_1 - s_3 : TOAD based switches, T-1 through T-4: Output terminals, BC: Beam combiner, and Y: Final output.




Figure 5. The block diagram of 2×1 multiplexer (MUX).

By applying proper control signal, we can guide the input data signal to one of the required output channels. Here, in the multiplexing scheme, we consider D_0 and D_1 are the input data signals, the control signal S_0 acts as a select input,

53

and Y is the output signal. By the proper value of the control signal S_0 a particular input data signal $(D_0 \text{ or } D_1)$ is selected and this input data signal is then sent to the output Y. Two cases may arise as follows.

When $S_0 = 0$, the light that comes from Constant pulse light source (CPLS) is incident on switch s_1 . As the control signal S_0 is absent, the light emerges through the lower channel of s_1 and falls on switch s_3 , and no other channel receives the light. In switch s_3 the input data is D_0 . Now, if $D_0 = 0$, then T-1 is in 1-state and the other terminals (i.e., T-2, T-3, and T-4) are in 0-state.

The final output is taken after combining the terminals T-2 and T-4 with the help of a beam combiner BC. So, no light is present at the output, i.e., Y = 0. Again, if $D_0 = 1$, then T-2 is in 1-state and the other terminals (i.e., T-1, T-3, and T-4) are in 0-state, and the light beam reaches to the beam combiner BC. The light is present at the output, i.e., Y = 1. Hence, we conclude that $Y = D_0$, when $S_0 = 0$. That means the input data D_0 can be sent to output Y by setting $S_0 = 0$.

On the other hand, when $S_0 = 1$, the light from CPLS is incident on switch s_1 first. As $S_0 = 1$, the light emerges through the upper channel of s_1 and falls on s_2 . In the switch s_2 the input data is D_1 . Now, if $D_1 = 0$, then T-3 is at 1-state and the other terminals (i.e., T-1, T-2, and T-4) are in 0-state. So, no light is present at output Y.

Again, if $D_1 = 1$, then T-4 is in 1-state and the other terminals (i.e., T-1, T-2, and T-3) are in 0-state, and the light beam reaches to the beam combiner BC. So, the light is present at the output, i.e., Y = 1. Hence, we conclude that $Y = D_1$, when $S_0 = 1$. That means the input data D_1 can be sent to output Y by setting $S_0 = 1$. This is how we realize a multiplexer with the help of TOAD based all-optical switches. The logical expression of multiplexer output is:

$$Y = S_0 D_1 + \overline{S}_0 D_0 (6)$$

V. DESIGN OF ALL-OPTICAL CARRY SKIP ADDER

A ripple-carry adder is a linear dependent on the carry of each block addition, that is the carry bit is "rippled" from one stage to the other, thus the delay through the circuit depends on the number of logic stages that must be traversed and is a function of the applied input signals, so its usage becomes utterly impractical for long word length. So to overcome this, we have designed an adder which simultaneously calculates addition of the next two bits, thus reducing the number of gate delays. A carry-skip adder reduces the carrypropagation time by skipping over groups of consecutive adder stages. This adder simultaneously adds over next two bits by considering two types of carry, 1 or 0, while adding present by least significant bit (LSB). This method is faster than ripple carry adder because it simultaneously adds next two bits without considering the carry from the LSB. A 4-bit carry skip adder with the help of full adders (FA) and 2×1 multiplexers (MUX) is shown in the Fig. 6.

In this circuit first two LSB $(A_0, A_1, B_0, \text{ and } B_1)$ of each number are added with set of two full adders (FA-1 and FA-2), then next two bits are added simultaneously considering

 $c_0 = 1$ and $c_0 = 0$ with two sets of two full adders each. Here in this circuit bits A_0 and A_1 are added with B_0 and B_1 respectively using two full adders along with the carry cin. The full adder FA-1 takes the three inputs as A₀, B₀ and C_{in} and produces the output S_0 and carry for the full adder FA-2. Again full adder FA-2 receives the three inputs as A₁, B₁ and carryout from FA-1 and generates the output S₁ and carryout. This carryout acts as select line s for the multiplexers MUX-1, MUX-2 and MUX-3. Simultaneously when this process is going on, full adder FA-3 takes the three inputs as A2, B2 and $C_0 = 1$ and produces the output, which acts as a data line D_1 for MUX-1 and carry for the full adder FA-4. Similarly, the output and carry from FA-4 operates as data line D₁ for the multiplexer MUX-2 and MUX-3 respectively. In this similar way, output from FA-5, output and carry from FA-6 act as a data line D₀ for multiplexers MUX-1, MUX-2 and MUX-3, respectively. Depending on the value of the select line s, MUX-1, MUX-2 and MUX-3 produce the output S₂, S₃ and Cout respectively. So the final output of this circuit is $C_{out}S_3S_2S_1S_0$.




Figure 6. Block diagram of all-optical carry skip adder. FA: full adder, MUX: 2×1 multiplexer.

Let us consider an example, where A=1100 $(A_3A_2A_1A_0)$, B=1001 $(B_3B_2B_1B_0)$ and $C_{\rm in}=0$. According to the operational principle of full adder $S_0=1$ and $S_1=0$. In case the value of the select input for three multiplexers is 0, i.e., s=0. So for all the multiplexers the data line D_0 will be selected. In this case output S_2 , S_3 and $C_{\rm out}$ of multiplexes MXU-1, MUX-2 and MUX-3 receives the value 1, 0 and 1, respectively. So the final output is 10101 $(C_{\rm out}S_3S_2S_1S_0)$. In this similar way, any two 4-bit numbers are added with the help of carry skip adder.

VI. SIMULATED RESULTS

The parameters used in this simulation are as follows: unsaturated amplifier gain of the SOA (Gss) = 30 dB, gain recovery time of SOA (τ_e) = 90 ps, saturation energy of the SOA (Esat) = 700 fJ, eccentricity of the loop (T_{asym}) = 30 ps, line-width enhancement factor (α) = 6, full width at half

54

maximum of control pulse (σ) = 6 ps, bit period (T_c) = 100 ps, and a control pulse energy (E_{cp}) = 70 fJ so that the operational conditions are satisfied. The simulated input and output waveforms are given in Fig. 7.




Figure 7. Simulated input and output waveforms, power (mW) is along the y-axis and time is along the x-axis in ps.

VII. CONCLUSION

In this paper, we have reported a novel design of TOAD based carry skip adder. Here, in this proposed scheme, the significant advantage is that the proposed converter circuit can perform addition operations, which are all-optical in nature. This architecture of carry skip adder can be used to form a fast processor unit than ripple carry adder and carry look-ahead adder. This theoretical model has been verified through numerical simulation.

REFERENCES

- D. Cotter, R.J. Manning, K.J. Blow, A.D. Ellis, A.E. Kelly, D. Nesset, I.D. Phillips, A.J. Poustie, D.C. Rogers, "Nonlinear optics for high-speed digital information processing," Science 286, 1523-1528 (1999)
- [2] G. Li, "Recent advances in coherent optical communication", Advances in Optics and Photonics, 1(2), 279-307 (2009).
- [3] K. E. Zoiros, M. Kalyvas, and T. Houbavlis, "The path towards alloptical packet switching in future broadband networks," Journal of Communication Networking, 2(3), 124–129 (2003).
- [4] H. J. S. Dorren, M.T. Hill, Y. Liu, E. Tangdiongga, M.K. Smit, G.D. Khoe, "Optical signal processing and telecommunication applications," Proceedings of the Conference on Optical Amplifiers and their Applications (WD1), on CD-ROM (2005).

- [5] P. Phongsanam, S. Mitatha, C. Teeka, and P. P. Yupapin, "All-optical half-adder / half-subtractor using dark bright soliton conversion control", Microwave and Optical Technology Letters, 53(7), 1541-1544 (2011).
- [6] D. K. Gayen, A. Bhattacharyya, T. Chattopadhyay, and J. N. Roy, "Ultrafast all-optical half adder using quantum-dot semiconductor optical amplifier-based Mach-Zehnder Interferometer", IEEE/OSA Journal of Lightwave Technology, 30 (21), 3387-93 (2012).
- [7] G. Li, F. Qian, H. Ruan, and L. Liu, "Compact parallel optical modified-signed-digit arithmetic-logic array processor with electrontrapping device," Applied Optics 38, 5039–5045 (1999).
- [8] Y. Liu, E. Tangdiongga, Z. Li, S. Zhang, H. de Waardt, G.D. Khoe, H.J.S. Dorren, "Error-free all-optical wavelength conversion at 160Gbit/s using a semiconductor optical amplifier and an optical bandpass filter," Jounal of Lightwave Technology 24, 230-236 (2006).
- [9] R. P. Webb, R.J. Manning, X. Yang, R. Giller, "All-optical 40Gb/s XOR gate with dual ultrafast nonlinear interferometers," Electronics Letters, 41, 1396-1397 (2005).
- [10] J. H. Kim, Y. T. Byun, Y. M. Jhon, S. Lee, D. H. Woo, S. H. Kim, "All-optical half adder using semiconductor optical amplifier based devices," Optics Communications, 218, 345–349 (2003).
- [11] K. E. Zoiros, C. S. Koukourlis, and T. Houbavlis, "Analysis and design of ultrahigh-speed all-optical semiconductor-optical-amplifierassisted Sagnac recirculating shift register with an inverter", Optical Engineering, 44(6), 065001-12 (2005).
- [12] S. K. Garai, 'A novel all-optical frequency encoded method to develop Arithmetic and Logic Unit (ALU) using semiconductor optical amplifiers', Journal Of Light wave Technology, 29(23), 3506-3514, (2011).
- [13] J. P. Sokoloff, P. R. Prucnal, I. Glesk, and M. Kane, "A terahertz optical asymmetric demultiplexer (TOAD)", IEEE Photonic Technology Letters, 5(7), 787-789 (1993).
- [14] J. P. Sokoloff, I. Glesk, P. R. Prucnal, and R. K. Boneck, "Performance of a 50 Gbit/s optical time domain multiplexed system using a terahertz optical asymmetric demultiplexer", IEEE Photonics Technology Letters, 6(1), 98-100 (1994).
- [15] D. K. Gayen, T. Chattopadhyay, M. K. Das, J. N. Roy, and R. K. Pal, "All-optical binary to gray code and gray to binary code conversion scheme with the help of semiconductor optical amplifier -assisted sagnac switch", IET Circuits, Devices & Systems, 5(2), 123-131 (2011).
- [16] M. Eiselt, W. Pieper, and H. G. Weber, "SLALOM: Semiconductor laser amplifier in a loop mirror", Journal of lightwave Technology, 13(10), 2099-2112 (1995).
- [17] K. E. Zoiros, A. Kalaitzi, and C. S. Koukourlis, "Study on the cascadability of a SOA-assisted Sagnac switch pair", International Journal for Light and Electron Optics, 121(13), 1180-1193 (2010).
- [18] D. K. Gayen and J. N. Roy, "All-optical arithmetic unit with the help of terahertz optical asymmetric demultiplexer-based tree architecture", Applied Optics, Optical Society of America, 47(7), 933-943 (2008).

ISBN: 978-81-923777-9-7

55