

VNR VIGNANA JYOTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY
(AUTONOMOUS)

B.Tech. II Year II Semester Sessional Examination-II, July 2024

Computer Organization
(Common to CSE, IT, CyS)

Time: 2 Hours

DoE: 04-07-2024

Max. Marks: 30M

PART-A

5X 2M=10 M

All Questions are compulsory.

- Differentiate Privileged instructions from non-privileged instructions.
- Give the logic between Non-Restoring Division method.
- State the write policies.
- Define pipelining.
- Draw Memory Hierarchy.

CO-4 BL-2
CO-3 BL-2
CO-4 BL-2
CO-5 BL-1
CO-4 BL-2

PART-B

Answer any ONE question from each Unit

2X8=16M

1X4=4M

UNIT-III

- Multiply 10111 with 10011 with Booth's algorithm. Show all the registers content for each step. 4M CO-3 BL-3

OR

- Write an algorithm to multiply binary numbers represented in normalized floating-point mode. 4M CO-3 BL-3

UNIT-IV

- Analyse the operation of DMA controller with block diagram. 8M CO-4 BL-4

OR

- What are the different-types of mapping techniques used in the usage of cache memory? Explain. 8M CO-4 BL-2

UNIT-V

- Explain pipeline for floating point addition and subtraction. 8M CO-5 BL-2

OR

- Examine the Flynn's Classification in detail. 8M CO-5 BL-4

10111
16 4+2+1
= 23 X