

VNR VIGNANA JYOTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY (AUTONOMOUS)

B.Tech. II Year II Semester Sessional Examination-II, July 2024 Computer Organization

(Common to CSE, IT, CyS)

	Time: 2 H	Tours DoE: 04-07	/-2024	Max.	Marks: 3	80M
	PART-A			5X 2M=10 M		
	(a) (b) (c) (d) (d)	ons are compulsory. Differentiate Privileged instructions from non-Give the logic between Non-Restoring Divisio State the write policies. Define pipelining. Draw Memory Hierarchy.	privileged instructions. n method.		CO-3 CO-4 CO-5	BL-2 BL-2 BL-2 BL-1 BL-2
<u>PART-B</u>						
	Answer a	ny ONE question from each Unit UNIT-	m			3=16M (4=4M
	1.)	Multiply 10111 with 10011 with Booth's registers content for each step. OR	algorithm. Show an the	4M	CO-3	BL-3
	2./	Write an algorithm to multiply binary normalized floating-point mode. UNIT-		4M	CO-3	BL-3
	3.	Analyse the operation of DMA controller wit		8M	CO-4	BL-4
	4.	What are the different types of mapping technologies cache memory? Explain.	niques used in the usage of	8M	CO-4	BL-2
	(5.)	Explain pipeline for floating point addition a	nd subtraction.	8M	CO-5	BL-2
	1	OI	₹			
	6.	Examine the Flynn's Classification in detail.		8M	CO-5	BL-4

