Experiment 4: BCD Adder

Annirudh K P 210070009

August 29, 2022

1 Overview of the experiment

In this experiment, we started working on more designs using structure modelling on VHDL. The problem statement of this experiment is to design a BCD Adder, using the 4-bit ripple carry adder already designed and other basic gates. The objective of this experiment was to understand the Quartus Design Flow, work with the Xen10 Board, and give us hands on experience over different technical glitches/problems we may face in this piece of software which has been made unwantedly hard.

2 Experimental Set-up

2.1 Design Requirements

2.1.1 Prime Detector

The BCD Adder takes in 2 BCD (0 to 9) numbers in binary form and adds them to spit out a 5 bit output.

Rules:

- Use 4-bit binary adder for initial addition.
- Design a logic circuit to detect sum greater than 9.
- One more 4-bit adder to add $(0110)_2$ in the sum if sum is greater than 9 or carry is 1.

2.2 Design Schematics

The following design schematics are shown for the BCD Adder




Figure 1: BCD Adder Design

2.3 Description of Components

2.3.1 Prime Detector

library ieee;

```
use ieee.std_logic_1164.all;
library work;
use work. Gates.all;
entity OR_GATE is
  port (A, B: in std_logic; OUTPUT: out std_logic);
end entity OR_GATE;
architecture Struct of OR\_GATE is
signal A_BAR, B_BAR : std_logic;
begin
  -- component instances
  NAND1: NAND_2 port map (A \Rightarrow A, B \Rightarrow A, Y \Rightarrow A_BAR);
  NAND2: NAND_2 port map (A => B, B => B, Y => B_BAR);
  -- final OR
  NAND3: NAND_2 port map (A => A_BAR, B => B_BAR, Y => OUTPUT);
end Struct;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work. Gates.all;
entity HALF_ADDER1 is
port (A, B: in std_logic; SUM, CO: out std_logic);
end entity HALF_ADDER1;
architecture Struct1 of HALF_ADDER1 is
signal S1, S2, S3, S0 : std_logic;
begin
--carry
NAND1: NAND_2 port map (A \Rightarrow A, B \Rightarrow B, Y \Rightarrow SO);
NAND2: NAND_2 port map (A \Rightarrow S0, B \Rightarrow S0, Y \Rightarrow C0);
--sum
NAND3: NAND_2 port map (A \Rightarrow A, B \Rightarrow B, Y \Rightarrow S1);
```

```
NAND4: NAND_2 port map (A \Rightarrow A, B \Rightarrow S1, Y \Rightarrow S2);
NAND5: NAND_2 port map (A \Rightarrow B, B \Rightarrow S1, Y \Rightarrow S3);
NAND6: NAND_2 port map (A => S2, B => S3, Y => SUM);
end Struct1;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work. Gates.all;
entity FULL_ADDER is
port (A, B, CI: in std_logic; SUM, CO: out std_logic);
end entity FULL_ADDER;
architecture Struct2 of FULL_ADDER is
signal S1, C1, C2 : std_logic;
component HALF_ADDER1 is
port (A, B: in std_logic; SUM, CO: out std_logic);
end component HALF_ADDER1;
component OR_GATE is
port (A, B: in std_logic; OUTPUT: out std_logic);
end component OR_GATE;
begin
HA_1: HALF_ADDER1 port map (A => A, B => B, SUM => S1, C0 => C1);
HA_2: HALF_ADDER1 port map (A => CI, B => S1, SUM => SUM, CO => C2);
OR_1: OR_GATE port map (A => C1, B => C2, OUTPUT => C0);
end Struct2;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work. Gates.all;
entity XOR_GATE is
  port (A, B: in std_logic; OUTPUT: out std_logic);
end entity XOR_GATE;
```

```
architecture Struct3 of XOR_GATE is
  signal S1, S2, S3 : std_logic;
begin
  -- component instances
  NAND1: NAND_2 port map (A \Rightarrow A, B \Rightarrow B, Y \Rightarrow S1);
  NAND2: NAND_2 port map (A \Rightarrow A, B \Rightarrow S1, Y \Rightarrow S2);
  NAND3: NAND_2 port map (A \Rightarrow B, B \Rightarrow S1, Y \Rightarrow S3);
  -- final XOR
  NAND4: NAND_2 port map (A => S2, B => S3, Y => OUTPUT);
end Struct3;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work. Gates.all;
entity FourBitAdder is
  port (M: in std_logic; A, B: in std_logic_vector(3 downto 0);
        S: out std_logic_vector(3 downto 0); Cout: out std_logic);
end entity FourBitAdder;
architecture Struct4 of FourBitAdder is
   signal Y1, Y2, Y3, Y4, Y5, Y6, Y7: std_logic;
component XOR_GATE is
port (A, B: in std_logic; OUTPUT: out std_logic);
end component XOR_GATE;
component FULL_ADDER is
port (A, B, CI: in std_logic; SUM, CO: out std_logic);
end component FULL_ADDER;
XOR1: XOR_GATE port map (A => B(0), B => M, OUTPUT => Y1);
FA_1: FULL_ADDER port map (A => Y1, B => A(0), CI => M, SUM => S(0),
CO \Rightarrow Y2);
XOR2: XOR_GATE port map (A => B(1), B => M, OUTPUT => Y3);
FA_2: FULL_ADDER port map (A => Y3, B => A(1), CI => Y2, SUM => S(1),
CO => Y4);
```

```
XOR3: XOR_GATE port map (A => B(2), B => M, OUTPUT => Y5);
FA_3: FULL_ADDER port map (A \Rightarrow Y5, B \Rightarrow A(2), CI \Rightarrow Y4, SUM \Rightarrow S(2),
CO \Rightarrow Y6;
XOR4: XOR_GATE port map (A => B(3), B => M, OUTPUT => Y7);
FA_4: FULL\_ADDER port map (A => Y7, B => A(3), CI => Y6, SUM => S(3),
CO => Cout);
end Struct4;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work. Gates.all;
entity BCDAdder is
  port (A, B: in std_logic_vector(3 downto 0);
         Y: out std_logic_vector(4 downto 0));
end entity BCDAdder;
architecture Struct5 of BCDAdder is
   signal S: std_logic_vector(3 downto 0);
signal Cout, E, D, D1, D2, E1: std_logic;
component FourBitAdder is
port (M: in std_logic; A, B: in std_logic_vector(3 downto 0);
S: out std_logic_vector(3 downto 0); Cout: out std_logic);
end component FourBitAdder;
begin
FBIT_1: FourBitAdder port map (M => '0', A => A, B => B, S => S,
Cout => Cout);
AND1: AND_2 port map (A \Rightarrow S(3), B \Rightarrow S(2), Y \Rightarrow D1);
AND2: AND_2 port map (A \Rightarrow S(1), B \Rightarrow S(3), Y \Rightarrow D2);
OR1: OR_2 \text{ port map } (A \Rightarrow D1, B \Rightarrow D2, Y \Rightarrow E);
OR2: OR_2 port map (A => E, B => Cout, Y => E1);
FBIT_2: FourBitAdder port map (M => '0', A => S, B(0) => '0',
B(1) \Rightarrow E1, B(2) \Rightarrow E1, B(3) \Rightarrow '0', S \Rightarrow Y(3 \text{ downto } 0), Cout \Rightarrow D);
OR3: OR_2 port map (A \Rightarrow D, B \Rightarrow Cout, Y \Rightarrow Y(4));
end Struct5;
```

3 Observations

We get RTL simulation waveforms for corresponding to input and output which is given below and it shows required results.




Figure 2: BCD Adder RTL Simulation Waveform

Further the code (in form of .svf file) was flashed onto the Xen10 board, after the pins and LED were mapped accordingly. The output verified the working of the logic, and some example images are shown below.




Figure 3: BCD Adder Example 1 - Xen
10 Board



Figure 4: BCD Adder Example 2 - Xen
10 Board




Figure 5: BCD Adder Example 3 - Xen
10 Board