Experiment 2: 4-to-2 Encoder, Priority Encoder and 8-to-3 Encoder

Annirudh K P Roll Number 210070009

August 16, 2022

1 Overview of the experiment

In this experiment, we started working on more designs using structure modelling on VHDL. The problem statement of this experiment is to design the 4 to 2 encoder, Priority Encoder and the 8 to 3 encoder, and then describe them in VHDL using structural modelling. The objective of this experiment was to understand the Quartus Design Flow, and give us hands on experience over different technical glitches/problems we may face in this piece of software which has been made unwantedly hard.

2 Experimental Set-up

2.1 Design Requirements

2.1.1 4 to 2 Encoder

A 4 to 2 encoder has 5 inputs: A, B, C, D and EN and 2 outputs: Y1, Y0. The truth table is shown below.

```
ABCD En Y1
0001 0
         0
             0
0001 1
         0
             0
0010 0
         0
             0
0010 1
         0
             1
0100 0
         0
             0
0100 1
             0
         1
1000 0
         0
             0
1000 1
         1
             1
```

Figure 1: 4 to 2 Encoder Truth Table

2.1.2 4 to 2 Priority Encoder

A 4 to 2 priority encoder was required to be designed which has 4 inputs: A, B, C and D and 3 outputs: Y1, Y0 and V. The truth table is shown below.




Figure 2: 4 to 2 Priority Encoder Truth Table

2.1.3 8 to 3 Encoder

A 8 to 3 encoder was required to be designed which has 9 inputs: Y7, Y6, Y5, Y4, Y3, Y2, Y1, Y0, E and 3 outputs: A2, A1 and A0. The truth table is shown below.




Figure 3: 8 to 3 Encoder Truth Table

2.2 Design Schematics

The following design schematics are shown. For the 8 to 3 Encoder design we were restricted only use the OR Gates and the 4 to 2 Encoders we had designed in the earlier part.




Figure 4: 4 to 2 Encoder Design




Figure 5: 4 to 2 Priority Encoder Design




Figure 6: 8 to 3 Encoder Design




Figure 7: 4 to 2 Encoder RTL Design




Figure 8: 4 to 2 Priority Encoder RTL Design




Figure 9: 8 to 3 Encoder RTL Design

2.3 Description of Components

2.3.1 4 to 2 Encoder

```
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity FourtoTwoEncoder is
   port (A, B, C, D, EN: in std_logic; Y1, Y0: out std_logic);
end entity FourtoTwoEncoder;
architecture Logic of FourtoTwoEncoder is
   signal S1, S2 : std_logic;
```

```
begin
  -- component instances
  OR1: OR_2 port map (A => A, B => B, Y => S1);
  OR2: OR_2 port map (A \Rightarrow A, B \Rightarrow C, Y \Rightarrow S2);
  AND1: AND_2 port map (A \Rightarrow S1, B \Rightarrow EN, Y \Rightarrow Y1);
  AND2: AND_2 port map (A \Rightarrow S2, B \Rightarrow EN, Y \Rightarrow Y0);
end Logic;
        4 to 2 Priority Encoder
2.3.2
library ieee;
use ieee.std_logic_1164.all;
library work;
use work. Gates.all;
entity PriorityEnc
  port (A, B, C, D: in std_logic; Y1, Y0, V: out std_logic);
end entity PriorityEnc;
architecture Logic of PriorityEnc is
  signal B_BAR, S1, S2, S3 : std_logic;
begin
  -- component instances
  OR1: OR_2 port map (A \Rightarrow A, B \Rightarrow B, Y \Rightarrow Y1);
  INV1: INVERTER port map (A => B, Y => B_BAR);
  AND1: AND_2 port map (A \Rightarrow B_BAR, B \Rightarrow C, Y \Rightarrow S1);
  OR2: OR_2 port map (A \Rightarrow A, B \Rightarrow S1, Y \Rightarrow Y0);
  OR3: OR_2 port map (A => C, B => D, Y => S2);
  OR4: OR_2 port map (A \Rightarrow A, B \Rightarrow B, Y \Rightarrow S3);
  OR5: OR_2 port map (A \Rightarrow S3, B \Rightarrow S2, Y \Rightarrow V);
end Logic;
       8 to 3 Encoder
2.3.3
library ieee;
use ieee.std_logic_1164.all;
library work;
use work. Gates.all;
```

```
entity FourtoTwoEncoder is
  port (A, B, C, D, EN: in std_logic; Y1, Y0: out std_logic);
end entity FourtoTwoEncoder;
architecture Logic of FourtoTwoEncoder is
  signal S1, S2 : std_logic;
begin
  -- component instances
  OR1: OR_2 port map (A \Rightarrow A, B \Rightarrow B, Y \Rightarrow S1);
  OR2: OR_2 port map (A \Rightarrow A, B \Rightarrow C, Y \Rightarrow S2);
  AND1: AND_2 port map (A \Rightarrow S1, B \Rightarrow EN, Y \Rightarrow Y1);
  AND2: AND_2 port map (A \Rightarrow S2, B \Rightarrow EN, Y \Rightarrow Y0);
end Logic;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work. Gates.all;
entity EighttoThreeEnc is
  port (Y7, Y6, Y5, Y4, Y3, Y2, Y1, Y0, EN: in std_logic;
    A2, A1, A0: out std_logic);
end entity EighttoThreeEnc;
architecture Logic1 of EighttoThreeEnc is
  signal S1, S2, S3, S4, S5, S6, S7 : std_logic;
  component FourtoTwoEncoder is
port (A, B, C, D, EN: in std_logic; Y1, Y0: out std_logic);
end component FourtoTwoEncoder;
begin
  -- component instances
  ENC1: FourtoTwoEncoder port map (A => Y7, B => Y6, C => Y5, D => Y4,
    EN \Rightarrow EN, Y1 \Rightarrow S1, Y0 \Rightarrow S2);
  ENC2: FourtoTwoEncoder port map (A => Y3, B => Y2, C => Y1, D => Y0,
    EN => EN, Y1 => S3, Y0 => S4);
  ENC3: FourtoTwoEncoder port map (A => Y4, B => Y4, C => Y4, D => Y4,
    EN => EN, Y1 => S6, Y0 => S7);
```

```
OR1: OR_2 port map (A => S1, B => S3, Y => A1);
OR2: OR_2 port map (A => S2, B => S4, Y => A0);
OR3: OR_2 port map (A => S1, B => S2, Y => S5);
OR4: OR_2 port map (A => S5, B => S6, Y => A2);
end Logic1;
```

3 Observations

We get RTL simulation waveforms for corresponding to input and output which is given below and it shows required results.




Figure 10: 4 to 2 Encoder RTL Simulation Waveform




Figure 11: 4 to 2 Priority Encoder RTL Simulation Waveform



Figure 12: 8 to 3 Encoder RTL Simulation Waveform