EE214 - Digital Circuits Lab

Serial Adder

13th Oct 2022

Instructions:

- 1. Use **Behavioural** modeling for writing VHDL description
- 2. Perform RTL simulation using the provided testbench and tracefile.
- 3. Demonstrate the simulations to your TA
- 4. Submit the entire project files in .zip format in moodle.

Problem Statement: Serial Adder

Design state diagram for Serial Adder. [5 Marks]

Write VHDL Description of serial adder using Behavioural modelling.[10 Marks]

Assume that the circuit is in an initial state at time instant m. Then for any $n \geq m$, the output sequences $[s(k)]_{k=m}^n$ is related to the input sequences $[a(k)]_{k=m}^n$ and $[b(k)]_{k=m}^n$ by the following relations

1. Code Snippet:

Tracefile

```
library ieee;
use ieee.std_logic_1164.all;
entity Serial_Adder is
port (reset, a, b, clock: in std_logic; s: out std_logic);
end entity;
architecture BHV of Serial_Adder is
///// WRITE CODE ///////
end BHV;
• Tracefile format: (< reset a b clock > < s > < Maskbit >)
```