RISC-V Summary

| Register name | Alias | Use | Saver |
|---------------|--------|-------------------------|--------|
| x0 | zero | read-only (0) | n/a |
| x1 | ra | return address | caller |
| x2 | sp | stack pointer | callee |
| x3 | gp | global pointer | n/a |
| х4 | tp | thread pointer | n/a |
| x5-x7 | t0-t2 | temporary | caller |
| x8-x9 | s0-s1 | saved | callee |
| x10-x11 | a0-a1 | arguments/return values | caller |
| x12-x17 | a2-a7 | arguments | caller |
| x18-x27 | s2-s11 | saved | callee |
| x28-x31 | t3-t6 | temporary | caller |

| 31 | 25 24 20 | 19 15 | 14 12 | 11 7 | 6 0 | |
|-----------------------|----------|-------|--------|-------------|--------|--------|
| funct7 | rs2 | rs1 | funct3 | rd | opcode | R-type |
| imm[11 | .:0] | rs1 | 000 | rd | opcode | I-type |
| imm[11:5] | rs2 | rs1 | funct3 | imm[4:0] | opcode | S-type |
| imm[12 10:5] | rs2 | rs1 | fuct3 | imm[4:1 11] | opcode | B-type |
| imm[31:12] | | | | rd | opcode | U-type |
| imm[20 10:1 11 19:12] | | | | rd | opcode | J-type |

Pseudoinstructions

Directives

| bgt rs1, rs2, label ble rs1, rs2, label bgtu rs1, rs2, label bleu rs1, rs2, label | j label jal label jr rsl jalr rsl ret | seqz rd, rs1 snez rd, rs1 sltz rd, rs1 sgtz rd, rs1 | .ascii .asciz .bss .data .dword .equ | <pre>.globl .rodata .space .start .string .text</pre> |
|--|---|--|---|---|
| beqz rs1, label | li rd, constant | | .extern | .word |
| bnez rs1, label | la rd, label | | .global | .zero |
| bltz rs1 label | mv rd, rs1 | | | |
| bgez rs1, label | not rd, rs1 | | | |
| blez rs1, label | neg rd, rs1 | | | |

RV32M Standard Extension

| 31 | 25 24 20 19 | 15 | 14 12 | 11 7 | 6 0 | |
|---------|-------------|-----|-------|------|---------|--------|
| 0000001 | rs2 | rs1 | 000 | rd | 0110011 | mul |
| 0000001 | rs2 | rs1 | 001 | rd | 0110011 | mulh |
| 0000001 | rs2 | rs1 | 010 | rd | 0110011 | mulhsu |
| 0000001 | rs2 | rs1 | 011 | rd | 0110011 | mulhu |
| 0000001 | rs2 | rs1 | 100 | rd | 0110011 | div |
| 0000001 | rs2 | rs1 | 101 | rd | 0110011 | divu |
| 0000001 | rs2 | rs1 | 110 | rd | 0110011 | rem |
| 0000001 | rs2 | rs1 | 111 | rd | 0110011 | remu |

RV32I Base Instruction Set1

| 31 2: | 5 24 20 | 19 | 15 14 12 | 11 7 | 6 0 | |
|--------------|------------------|-----|----------|-------------|---------|---------------------|
| | imm[31:12] | | | rd | 0110111 | lui |
| | imm[31:12] | | | rd | 0010111 | auipc |
| im | n[20 10:1 11 19: | 12] | _ | rd | 1101111 | jal |
| imm[11: | <u> </u> | rs1 | 000 | rd | 1100111 | jalr |
| imm[12 10:5] | rs2 | rs1 | 000 | imm[4:1 11] | 1100011 | beq |
| imm[12 10:5] | rs2 | rs1 | 001 | imm[4:1 11] | 1100011 | bne |
| imm[12 10:5] | rs2 | rs1 | 100 | imm[4:1 11] | 1100011 | blt |
| imm[12 10:5] | rs2 | rs1 | 101 | imm[4:1 11] | 1100011 | bge |
| imm[12 10:5] | rs2 | rs1 | 110 | imm[4:1 11] | 1100011 | bltu |
| imm[12 10:5] | rs2 | rs1 | 111 | imm[4:1 11] | 1100011 | bgeu |
| imm[11: | - | rs1 | 000 | rd | 0000011 | 1b |
| imm[11: | | rs1 | 001 | rd | 0000011 | 1h |
| imm[11: | _ | rs1 | 010 | rd | 0000011 | lw |
| imm[11: | | rs1 | 100 | rd | 0000011 | 1bu |
| imm[11: | - | rs1 | 101 | rd | 0000011 | 1hu |
| imm[11:5] | rs2 | rs1 | 000 | imm[4:0] | 0100011 | sb |
| imm[11:5] | rs2 | rs1 | 001 | imm[4:0] | 0100011 | sh |
| imm[11:5] | rs2 | rs1 | 010 | imm[4:0] | 0100011 | SW |
| imm[11: | - | rs1 | 000 | rd | 0010011 | addi |
| imm[11: | • | rs1 | 010 | rd | 0010011 | slti |
| imm[11: | - | rs1 | 011 | rd | 0010011 | sltiu |
| imm[11: | _ | rs1 | 100 | rd | 0010011 | xori |
| imm[11: | | rs1 | 110 | rd | 0010011 | ori |
| imm[11: | _ | rs1 | 111 | rd | 0010011 | andi |
| 000000 | shamt | rs1 | 001 | rd | 0010011 | slli |
| 000000 | shamt | rs1 | 101 | rd | 0010011 | srli |
| 0100000 | shamt | rs1 | 101 | rd | 0010011 | srai |
| 000000 | rs2 | rs1 | 000 | rd | 0110011 | add |
| 0100000 | rs2 | rs1 | 000 | rd | 0110011 | sub |
| 0000000 | rs2 | rs1 | 001 | rd | 0110011 | s11 |
| 0000000 | rs | rs1 | 010 | rd | 0110011 | slt |
| 0000000 | rs2 | rs1 | 011 | rd | 0110011 | sltu |
| 0000000 | rs2 | rs1 | 100 | rd | 0110011 | xor |
| 0000000 | rs2 | rs1 | 101 | rd | 0110011 | srl |
| 0100000 | rs2 | rs1 | 101 | rd | 0110011 | sra |
| 0000000 | rs2 | rs1 | 110 | rd | 0110011 | or |
| 0000000 | rs2 | rs1 | 111 | rd | 0110011 | and |
| 0000000 | | | 000 | | 0000000 | halt ² |
| 0000001 | | | 000 | | 0000000 | nl ² |
| 0000010 | | rs1 | 000 | | 0000000 | dout ² |
| 0000011 | | rs1 | 000 | | 0000000 | udout ² |
| 0000100 | | rs1 | 000 | | 0000000 | hout ² |
| 0000101 | | rs1 | 000 | | 0000000 | aout ² |
| 0000110 | | rs1 | 000 | | 0000000 | sout ² |
| 0000111 | | | 000 | rd | 0000000 | din ² |
| 0001000 | | | 000 | rd | 0000000 | hin ² |
| 0001001 | | 1 | 000 | rd | 0000000 | ain ² |
| 0001010 | | rs1 | 000 | | 0000000 | sin ² |
| 0001011 | | | 000 | | 0000000 | m ² |
| 0001100 | | | 000 | | 0000000 | x ² |
| 0001101 | | | 000 | | 0000000 | S ² |
| 0001110 | | | 000 | | 0000000 | bp ² |
| 0001111 | | rs1 | 000 | | 0000000 | ddout ² |
| 0010000 | | rs1 | 000 | | 0000000 | dudout ² |
| 0010001 | | rs1 | 000 | | 0000000 | dhout ² |

^{1:} fence, fence.1, ecall, ebreak not supported by rv