




INPUT POWER




PL CONN




USB-C




CAN





FPGA CONN




POWER




MEMORY



MOUNTING HOLES



SWD



POWER UP SEQ:
HK rails immediately on
Initialise H7
Enable PL rails
Check PG00D
Begin PL operation

READ THIS

<https://www.onsemi.com/download/application-notes/pdf/and90146-d.pdf>

CAN0_PD—CAN0_P
CAN0_ND—CAN0_N
CAN1_PD—CAN1_P
CAN1_ND—CAN1_N

TXD0-Q—TXD0
RXD0-Q—RXD0
TXD1-Q—TXD1
RXD1-Q—RXD1

