

# CMOS 12-Bit Buffered Multiplying DAC

AD7545

FEATURES

12-Bit Resolution

Low Gain TC: 2 ppm/°C typ

Fast TTL Compatible Data Latches

Single +5 V to +15 V Supply

Small 20-Lead 0.3" DIP and 20-Terminal Surface Mount

Packages

Latch Free (Schottky Protection Diode Not Required)

Low Cost

Ideal for Battery Operated Equipment

# AD7545 VREF 19 MULTIPLYING DAC 12-BIT MULTIPLYING DAC 2 AGND 12 INPUT DATA LATCHES 3 DGND DB11-DB0 (PINS 4-15)

FUNCTIONAL BLOCK DIAGRAM


### **GENERAL DESCRIPTION**

The AD7545 is a monolithic 12-bit CMOS multiplying DAC with onboard data latches. It is loaded by a single 12-bit wide word and directly interfaces to most 12- and 16-bit bus systems. Data is loaded into the input latches under the control of the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  inputs; tying these control inputs low makes the input latches transparent, allowing direct unbuffered operation of the DAC.

The AD7545 is particularly suitable for single supply operation and applications with wide temperature variations.

The AD7545 can be used with any supply voltage from +5 V to +15 V. With CMOS logic levels at the inputs the device dissipates less than 0.5 mW for  $V_{\rm DD}$  = +5 V.

## PIN CONFIGURATIONS



### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 World Wide Web Site: http://www.analog.com Fax: 617/326-8703 © Analog Devices, Inc., 1997

# $\label{eq:continuous} \textbf{AD7545--SPECIFICATIONS} \ \, (\textbf{V}_{\text{REF}} = +10 \, \text{V}, \, \textbf{V}_{\text{OUT1}} = 0 \, \text{V}, \, \text{AGND} = \text{DGND} \ \, \text{unless otherwise noted})$

		V <sub>DD</sub> =	nits	V <sub>DD</sub> = +15 V Limits			
Parameter	Version	$T_A = +25^{\circ}C$	$T_{MIN}, T_{MAX}^{1}$	$T_A = +25$ °C	$T_{MIN,} T_{MAX}^{1}$	Units	Test Conditions/Comments
STATIC PERFORMANCE							
Resolution	All	12	12	12	12	Bits	
	J, A, S	±2	±2	±2	±2	LSB max	
	K, B, T	±1	±1	±1	±1	LSB max	
	L, C, U	±1/2	$\pm 1/2$	±1/2	$\pm 1/2$	LSB max	
	GL, GC, GU	±1/2	$\pm 1/2$	±1/2	$\pm 1/2$	LSB max	
Differential Nonlinearity	J, A, S	±4	±4	±4	±4	LSB max	10-Bit Monotonic $T_{MIN}$ to $T_{MAX}$
	K, B, T	±1	±1	±1	±1	LSB max	12-Bit Monotonic T <sub>MIN</sub> to T <sub>MAX</sub>
	L, C, U	±1	±1	±1	±1	LSB max	12-Bit Monotonic T <sub>MIN</sub> to T <sub>MAX</sub>
O : E (II : I : I DED)?	GL, GC, GU	1	±1	±1	±1	LSB max	12-Bit Monotonic T <sub>MIN</sub> to T <sub>MAX</sub>
Gain Error (Using Internal RFB) <sup>2</sup>	J, A, S	±20	±20	±25	±25	LSB max LSB max	DAC Register Loaded with
	K, B, T L, C, U	±10 ±5	±10 ±6	±15 ±10	±15 ±10	LSB max LSB max	1111 1111 1111 Gain Error Is Adjustable Using
	GL, GC, GU	±1	±2	±6	±10	LSB max	the Circuits of Figures 4, 5, and 6
Gain Temperature Coefficient <sup>3</sup>	GL, GC, GU	T1	±2	±0	±1	LSD IIIax	the Circuits of Figures 4, 5, and 6
$\Delta$ Gain/ $\Delta$ Temperature	All	±5	±5	±10	±10	ppm/°C max	Typical Value is 2 ppm/ $^{\circ}$ C for $V_{DD}$ = +5 V
DC Supply Rejection <sup>3</sup>	All	13	± 3	_ 10	±10	ppin/ C max	Typical value is 2 ppin/ C for $v_{DD} = +3$ v
$\Delta Gain/\Delta V_{DD}$	All	0.015	0.03	0.01	0.02	% per % max	$\Delta V_{\mathrm{DD}} = \pm 5\%$
Output Leakage Current at OUT1	J, K, L, GL	10	50	10	50	nA max	$DB0-DB11 = 0 \text{ V}; \overline{WR}, \overline{CS} = 0 \text{ V}$
Output Leakage Current at OOT1	A, B, C, GC	10	50	10	50	nA max	DB0-DB11 - 0 V, WK, C3 - 0 V
	S, T, U, GU	10	200	10	200	nA max	
	3, 1, 0, 00	10	200	10	200	IIA Iliax	
DYNAMIC PERFORMANCE Current Settling Time <sup>3</sup>	All	2	2	2	2	μs max	To 1/2 LSB. OUT1 Load = 100 $\Omega$ . DAC Output Measured from Falling Edge of $\overline{WR}$ , $\overline{CS}$ = 0.
Propagation Delay <sup>3</sup> (from Digital Input Change to 90% of Final Analog Output) Digital-to-Analog Glitch Inpulse AC Feedthrough <sup>5</sup>	All All	300 400	-	250 250	OP	ns max nV sec typ	OUT1 Load = 100 $\Omega$ , $C_{EXT}$ = 13 pF <sup>4</sup> $V_{REF}$ = AGND
At OUT1	All	5	5	5	5	mV p-p typ	$V_{REF} = \pm 10 \text{ V}, 10 \text{ kHz Sinewave}$
REFERENCE INPUT Input Resistance (Pin 19 to GND)	All	7 25	7 25	7 25	7 25	kΩ min kΩ max	Input Resistance TC = $-300 \text{ ppm}/^{\circ}\text{C}$ typ Typical Input Resistance = $11 \text{ k}\Omega$
ANALOG OUTPUT Output Capacitance <sup>3</sup>			50				
C <sub>OUT1</sub> C <sub>OUT1</sub>	All	70 200	70 200	70 200	70 200	pF max pF max	DB0-DB11 = 0 V, $\overline{WR}$ , $\overline{CS}$ = 0 V DB0-DB11 = V <sub>DD</sub> , $\overline{WR}$ , $\overline{CS}$ = 0 V
DIGITAL INPUTS Input High Voltage $V_{\mathrm{IH}}$	All	2.4	2.4	13.5	13.5	V min	
Input Low Voltage	****	2.1	2.1	15.5	13.3	V 111111	
V <sub>IL</sub> Input Current <sup>6</sup>	All	0.8	0.8	1.5	1.5	V max	
I <sub>IN</sub> Input Capacitance <sup>3</sup>	All	±1	±10	±1	±10	μA max	$V_{\rm IN}$ = 0 or $V_{\rm DD}$
DB0-DB11	All	5	5	5	5	pF max	$V_{IN} = 0$
$\overline{WR}$ , $\overline{CS}$	All	20	20	20	20	pF max	$V_{IN} = 0$
SWITCHING CHARACTERISTICS <sup>7</sup>							
Chip Select to Write Setup Time $t_{CS}$	All	280 200	380 270	180 120	200 150	ns min ns typ	See Timing Diagram
Chip Select to Write Hold Time $t_{CH}$	All	0	0	0	0	ns min	
Write Pulse Width	All	250	400	160	240	ns min	$t_{CS} \ge t_{WR}, t_{CH} \ge 0$
$t_{\mathrm{WR}}$	/ MI	175	280	100	170	ns typ	·CS = ·WR3 ·CH = 0
Data Setup Time	All	140	210	90	120	ns typ ns min	
*	1111	100	150	60	80	ns typ	
t <sub>DS</sub> Data Hold Time		100	150	00	30	па гур	
	All	10	10	10	10	ns min	
t <sub>DH</sub>	7311	10	10	10	10	115 111111	
POWER SUPPLY			2		2	,	All De to 11 and 17
$I_{DD}$	All	2	2	2	2	mA max	All Digital Inputs V <sub>IL</sub> or V <sub>IH</sub>
		100	500	100	500	μA max	All Digital Inputs 0 V to V <sub>DD</sub>
		10	10	10	10	μA typ	All Digital Inputs 0 V to V <sub>DD</sub>

### NOTES

-2-

<sup>&</sup>lt;sup>1</sup>Temperature range as follows: J, K, L, GL versions, 0°C to +70°C; A, B, C, GC versions, -25°C to +85°C; S, T, U GU versions, -55°C to +125°C.

<sup>&</sup>lt;sup>2</sup>This includes the effect of 5 ppm max gain TC.


<sup>&</sup>lt;sup>3</sup>Guaranteed but not tested.

 $<sup>^4\</sup>mathrm{DB0-DB11}$  = 0 V to  $\mathrm{V_{DD}}$  or  $\mathrm{V_{DD}}$  to 0 V.

<sup>&</sup>lt;sup>5</sup>Feedthrough can be further reduced by connecting the metal lid on the ceramic package (Suffix D) to DGND.

<sup>&</sup>lt;sup>6</sup>Logic inputs are MOS gates. Typical input current (+25°C) is less than 1 nA.

<sup>&</sup>lt;sup>7</sup>Sample tested at +25°C to ensure compliance.



Write Cycle Timing Diagram

### MODE SELECTION

WRITE MODE:	HOLD MODE:
CS AND WR LOW, DAC RESPONDS TO DATA BUS (DB0-DB11) INPUTS.	EITHER CS OR WR HIGH, DATA BUS (DB0-DB11) IS LOCKED OUT; DAC HOLDS LAST DATA PRESENT WHEN WR OR CS ASSUMED HIGH STATE.

NOTES:

V<sub>DD</sub> = +5V; t<sub>r</sub> = t<sub>f</sub> = 20ns

YDD = +15V; t, = t<sub>t</sub> = 40ns ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO

90% OF V<sub>DD</sub>. TIMING MEASUREMENT REFERENCE LEVEL IS V<sub>IH</sub> + V<sub>IL</sub>/2.

### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = + 25^{\circ}C \text{ unless otherwise noted})$ 

V <sub>DD</sub> to DGND
Digital Input Voltage to DGND0.3 V, V <sub>DD</sub> +0.3 V
$V_{RFB}$ , $V_{REF}$ to DGND $\pm 25 \text{ V}$
$V_{PIN1}$ to DGND0.3 V, $V_{DD}$ +0.3 V
AGND to DGND $-0.3 \text{ V}$ , $V_{DD} + 0.3 \text{ V}$
Power Dissipation (Any Package) to +75°C 450 mW
Derates above +75°C 6 mW/°C
Operating Temperature

Commercial (J, K, L, GL) Grades 0°C to +70	)°C
Industrial (A, B, C, GC) Grades –25°C to +85	5°C
Extended (S, T, U, GU) Grades55°C to +125°C	5°C
Storage Temperature65°C to +150	)°C
Lead Temperature (Soldering, 10 secs) +300	)°C

<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7545 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### TERMINOLOGY RELATIVE ACCURACY

The amount by which the D/A converter transfer function differs from the ideal transfer function after the zero and fullscale points have been adjusted. This is an endpoint linearity measurement.

### DIFFERENTIAL NONLINEARITY

The difference between the measured change and the ideal change between any two adjacent codes. If a device has a differential nonlinearity of less than 1 LSB it will be monotonic, i.e., the output will always increase for an increase in digital code applied to the D/A converter.

### PROPAGATION DELAY

This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reaches 90% of its final value.

### DIGITAL-TO-ANALOG GLITCH IMPULSE

This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nV secs and is measured with  $V_{REF}$  = AGND and an ADLH0032CG as the output op amp, C1 (phase compensation) = 33 pF.

### ORDERING GUIDE<sup>1</sup>

Model <sup>2</sup>	Temperature Range	Relative Accuracy	Maximum Gain Error $T_A = +25$ °C $V_{DD} = +5$ V	Package Options <sup>3</sup>
AD7545JN	0°C to +70°C	±2 LSB	±20 LSB	N-20
AD7545AQ	−25°C to +85°C	±2 LSB	±20 LSB	Q-20
AD7545SQ	−55°C to +125°C	±2 LSB	±20 LSB	Q-20
AD7545KN	0°C to +70°C	±1 LSB	±10 LSB	N-20
AD7545BQ	−25°C to +85°C	±1 LSB	±10 LSB	Q-20
AD7545TQ	−55°C to +125°C	±1 LSB	±10 LSB	Q-20
AD7545LN	0°C to +70°C	±1/2 LSB	±5 LSB	N-20
AD7545CQ	−25°C to +85°C	±1/2 LSB	±5 LSB	Q-20
AD7545UQ	−55°C to +125°C	±1/2 LSB	±5 LSB	Q-20
AD7545GLN	0°C to +70°C	±1/2 LSB	±1 LSB	N-20
AD7545GCQ	−25°C to +85°C	±1/2 LSB	±1 LSB	Q-20
AD7545GUQ	−55°C to +125°C	±1/2 LSB	±1 LSB	Q-20
AD7545JP	0°C to +70°C	±2 LSB	±20 LSB	P-20A
AD7545SE	−55°C to +125°C	±2 LSB	±20 LSB	E-20A
AD7545KP	0°C to +70°C	±1 LSB	±10 LSB	P-20A
AD7545TE	−55°C to +125°C	±1 LSB	±10 LSB	E-20A
AD7545LP	0°C to +70°C	±1/2 LSB	±5 LSB	P-20A
AD7545UE	−55°C to +125°C	±1/2 LSB	±5 LSB	E-20A
AD7545GLP	0°C to +70°C	±1/2 LSB	±1 LSB	P-20A
AD7545GUE	−55°C to +125°C	±1/2 LSB	±1 LSB	E-20A

NOTES

<sup>1</sup>Analog Devices reserves the right to ship either ceramic (D-20) in lieu of cerdip packages (O-20).

<sup>2</sup>To order MIL-STD-883, Class B process parts, add /883B to part number. Contact local sales office for military data sheet. For U.S. Standard Military DRAWING (SMD) see DESC drawing 5962-87702.

<sup>3</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip.

REV. A -3-