

Cover Page

CSCI 2272 - Computer Organization and Lab

Project Name: The Best Vending Machine Ever

Student 1 Name and BC Email: Kieran Roth rothki@bc.edu

Student 2 Name and BC Email: Lindsay Penkrat

Name of the TA: Brian Wang

Timings of the Lab slot: Wednesday 4-6PM

Final Project

The Best Vending Machine Ever!

Project Description:

Our Vending Machine is built through strictly Verilog Code. It utilizes the Seven Segment Display that has been modified to become a Two Digit Seven Segment. This machine works by having three different products; Gum costs 5 cents, Chips cost 25 cents, and Soda costs 30 cents. The user will flip the switch assigned to the specific product they desire. Then they will flip the assigned switch of the coin they wish to enter (Nickel, Dime, Quarter.) The Board displays “G” when gum is selected, “S” when Soda is selected, and “C” when Chips are selected. The machine also has a reset button which turns all LEDs and resets the display back to 0. The user must manually flip the item switch down though.

For Soda, as seen in the video there are multiple combinations of coins which allow the product to be dispensed. For all items, there is an “Error” light which displays when the user inputs too little money, which only appears for Soda and Chips (not gum because it’s the lowest value). The “More Money” light illuminates when you put in too much money to purchase the good. This acts as a signifier for change. Soda is an odd amount, so it requires change to be displayed. Finally, if the cost has been reached, the green Dispense light turns on.

Relevance to Course:

Our Vending Machine uses the Seven Segment code we did much earlier in lab. But, we edited this file to become a two-digit Seven Segment display. We also utilized the methods of assigning LEDs presented in the Traffic Light Lab.



At first, we thought we would need online help for the 2 digit seven segment, but our questions were fully answered in Project Review Sessions by Professor Biswas.


Project Roles:

We both contributed completely equally to this project. We both took turns coding specifically in Verilog. At first, we tried the schematic design but we both did not understand that well enough.

Reflection:

We learned so much about the structure of Verilog and just how these boards operate. We tried for so long to utilize the buttons, but that was not something we were able to accomplish. But we were able to move over to the switches, which was much easier. We wanted to use the buttons to have an increased count of the coin you input, but we would have had to include a “debouncer” which was far too complicated for this course. We thought this would be super fun project, so once we started and ran into issues we did not want to give up.





Quartus Prime Lite Edition - C:/altera_lite/16.0/VendingSM/VendingSM - VendingSM

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Hierarchy

Entity Instance

Cyclone IV E: EP4CE115F29C7

VendingSM

Tasks Completion

Task

Complete Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

TimeQuest Timing Analysis

EDA Netlist Writer

Edit Settings

Program Device (Open Programmer)

VendingSM.v

```
1 module SevenSeg
2 (
3     input [3:0] i_Clk,
4     output o_Segment_A,
5     output o_Segment_B,
6     output o_Segment_C,
7     output o_Segment_D,
8     output o_Segment_E,
9     output o_Segment_F,
10    output o_Segment_G
11 );
12
13 reg[6:0] out = 7'h00;
14 always @(i_Clk or i_Binary_Num)
15 case(i_Binary_Num)
16     4'b0001: out <= 7'h76;
17     4'b0001: out <= 7'h30;
18     4'b0001: out <= 7'h62;
19     4'b0001: out <= 7'h79;
20     4'b0001: out <= 7'h32;
21     4'b0001: out <= 7'h58;
22     4'b0001: out <= 7'h52;
23     4'b0001: out <= 7'h70;
24     4'b0001: out <= 7'h73;
25     4'b0001: out <= 7'h77;
26     4'b0001: out <= 7'h4F;
27     4'b0001: out <= 7'h46;
28     4'b0001: out <= 7'h88;
29     4'b0001: out <= 7'h4F;
30     4'b0001: out <= 7'h67;
31     4'b0001: out <= 7'h67;
32
33 endcase
34 assign o_Segment_A = ~out[6];
35 assign o_Segment_B = ~out[5];
36 assign o_Segment_C = ~out[4];
37 assign o_Segment_D = ~out[3];
38 assign o_Segment_E = ~out[2];
39 assign o_Segment_F = ~out[1];
40 assign o_Segment_G = ~out[0];
41
42 endmodule // Binary_to_Segment
```

293000 Quartus Prime Full Compilation was successful. 0 errors, 11 warnings

Quartus Prime Lite Edition - C:/altera_lite/16.0/VendingSM/VendingSM - VendingSM

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Hierarchy

Entity Instance

Cyclone IV E: EP4CE115F29C7

VendingSM

Tasks Completion

Task

Complete Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

TimeQuest Timing Analysis

EDA Netlist Writer

Edit Settings

Program Device (Open Programmer)

VendingSM.qsf

```
1 # and other software and tools, and its AMPP partner logic
2 # functions, and any output files from any of the foregoing
3 # (including device programming or simulation files), and any
4 # associated documentation or information are expressly subject
5 # to the terms and conditions of the Altera Program License
6 # Subscription Agreement, the Altera Quartus Prime License Agreement,
7 # the Altera MegaCore Function License Agreement, or other
8 # applicable license agreement, including, without limitation,
9 # that your use is for the sole purpose of programming logic
10 # devices manufactured by Altera and sold by Altera or its
11 # authorized distributors. Please refer to the applicable
12 # agreement for further details.
13
14 # -----
15 # Quartus Prime
16 # version 16.0.0 build 231 04/27/2016 63 Lite Edition
17 # Date created = 16:44:49 December 09, 2019
18 # -----
19 #
20 # Notes:
21 #
22 # 1) The default values for assignments are stored in the file:
23 #    sevenseg_assignment_defaults.qdf
24 #    If this file doesn't exist, see file:
25 #    assignment_defaults.qdf
26 #
27 # 2) Altera recommends that you do not modify this file. This
28 #    file is updated automatically by the Quartus Prime software
29 #    and any changes you make may be lost or overwritten.
30 # -----
31
32 set_global_assignment -name FAMILY "Cyclone IV E"
33 set_global_assignment -name DEVICE EP4CE115F29C7
34 set_global_assignment -name TOP_LEVEL_ENTITY SevenSeg
35 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.0.0
36 set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:44:49 DECEMBER 09, 2019"
37 set_global_assignment -name LAST_QUARTUS_VERSION 16.0.0
38 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
39 set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
40 set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
41 set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
42 set_global_assignment -name VERILOG_FILE sevenseg.v
43 set_global_assignment -name PARTITION_MITLIST_TYPE SOURCE -section_id Top
44 set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
45 set_global_assignment -name PARTITION_COLOR 1674057 -section_id Top
46
47 set_global_assignment -name MTN_CORE_JUNCTION_TEMP 0
48 set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
49 set_global_assignment -name CDF_FILE output_files/chain7.cdf
50 set_instance_assignment -name PARTITION_HIERARCHY root.partition -to | -section_id Top
51 set_global_assignment -name CDF_FILE output_files/chain8.cdf
52 set_location_assignment PIN_Y2 -to i_Clk
```

Project Files:

- Zip the entire Quartus Project folder and upload them separately.

In summary, you have to submit three things:

- This Report
- The Video (or link to the video in the report itself)
- Entire Project folder

Sample Project Topics


Following are some potential topics for your project, and you are encouraged to either pick one or come up with another topic.

The project must be implemented on the board.

1. Design and Implement 8 Bit Multiplier or 8 Bit Divider using Schematic Design entry in Quartus.
2. Design and Implement a counter (8 Bit) which can have a different initial value than its default value and can have a step size which is determined by the user. It should have atleast two of the following functionalities:
 - i. Reset
 - ii. Count down
 - iii. Stopwatch
 - iv. Alarm Clock (the LEDs can present the alarm)
3. Design and Implement a vending machine controller, which can have multiple commodities to dispense and should return the balance money if the user inputs excess.
 - a. It should also have a reset button. What if the user wants to cancel or he made a wrong choice
4. Extend the ALU connections that you designed in Lab 7 and now add instruction memory and Program Counter to the design. You can embed the instructions within the instruction memory.
5. Implement a tic-tac-toe game using board switches. Design the game in verilog or schematic and use the switches of the board as inputs from two players.

6. Design and implement a Traffic Light Controller

Here is a layout for the intersection: There are two lights (one to control the traffic between the north and south, one to control the traffic between west and east). Each light has yellow, red and green colors. We also need to integrate Pedestrian crossing signals in the traffic light controller.



7. Design and implement an elevator controller.