

Exercise 5: Memory & Writeback Stage

Student's Name: Adam Perry

Section: L2

PreLab		Point Value	Points Earned	Comments
PreLab	Memory Stage Wrapper	2	2	ER 3/17
	Discussion of Memory and write back stage use in the larger MIPS Design	5	5	
	Writeback Stage Wrapper	2	2	

Demo		Point Value	Points Earned	Date
Part 1 – Memory Stage	/ Behavioral Simulation	15	15	ER 3/24
	/ Post-Synthesis Timing Simulation	5	5	ER 3/24
	/ Explain the purpose and implementation difference between this stage and the register file stage.	5	5	ER 3/24
	Post-Implementation Timing Simulation	5	5	ER 3/24
	Hardware Demonstration	6	N/A	ER
Part 2 – WB Stage	/ Behavioral Simulation	15	15	ER 3/24
	/ Vivado Schematic	5	5	ER 3/24

To receive any grading credit students must earn points for both the demonstration and the report. Students must also submit all VHDL code as .TXT files. Failing to do so may result in no credit for the assignment.