

GM71C18160C GM71CS18160CL

1,048,576 WORDS x 16 BIT CMOS DYNAMIC RAM

Description

The GM71C(S)18160C/CL is the new generation dynamic RAM organized 1,048,576 x 16 bit. GM71C(S)18160C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C(S)18160C/CL offers Fast Page Mode as a high speed access mode. Multiplexed address inputs permit the GM71C(S)18160C/CL to be packaged in standard 400 mil 42pin plastic SOJ, and standard 400mil 44(50)pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

Features

- * 1,048,576 Words x 16 Bit Organization
- * Fast Page Mode Capability
- * Single Power Supply (5V+/10%)
- * Fast Access Time & Cycle Time

(Unit: ns)


	trac	tcac	t rc	t PC
GM71C(S)18160C/CL-5	50	13	90	35
GM71C(S)18160C/CL-6	60	15	110	40
GM71C(S)18160C/CL-7	70	18	130	45

* Low Power

Active: 1045.935.825mW (MAX)
Standby: 11mW (CMOS level: MAX)
0.83mW (L-version: MAX)

- * RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability
- * All inputs and outputs TTL Compatible
- * 1024 Refresh Cycles/16ms
- * 1024 Refresh Cycles/128ms (L-version)
- * Self Refresh Operation (L-version)
- * Battery Back Up Operation (L-version)
- * 2 CAS byte Control

Pin Configuration





Pin Description

Pin	Function	Pin	Function
A0-A9	Address Inputs	WE	Read W rite Enable
A0-A9	Refresh Address Inputs	OE	Output Enable
I/O0-I/O15	Data-In ⁄Out	Vcc	Power (+5V)
RAS	Row Address Strobe	Vss	Ground
UCAS, LCAS	Column Address Strobe	NC	No Connection

Ordering Information

Type No.	Access Time	Package
GM71C(S)18160CJÆLJ -5	50ns	400 Mil
GM71C(S)18160CJÆLJ -6	60ns	42 Pin
GM71C(S)18160CJÆLJ -7	70ns	Plastic SOJ
GM71C(S)18160CT/CLT -5	50ns	400 Mil
GM71C(S)18160CT/CLT -6	60ns	44(50) Pin
GM71C(S)18160CT/CLT -7	70ns	Plastic TSOP II

Absolute Maximum Ratings*

Symbol	Parameter	Rating	Unit
ТА	Ambient Temperature under Bias	0 ~ +70	С
Tstg	Storage Temperature (Plastic)	-55 ~ +125	С
VINOUT	Voltage on any Pin Relative to Vss	-1.0 ~ +7.0V	V
Vcc	Voltage on Vcc Relative to Vss	-1.0 ~ +7.0V	V
Іоит	Short Circuit Output Current	50	mA
PD	Power Dissipation	1.0	W

Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.



Recommended DC Operating Conditions $(T_A = 0 \sim +70C)$

Symbol	Parameter	M in	Тур	Max	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	6.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

Note: All voltage referred to Vss.

The supply voltage with all VCC pins must be on the same level. The supply voltage with all VSS pins must be on the same level.

Truth Table

RAS	LCAS	UCAS	WE	ŌE	Output	Оре	eration	Notes	
Н	D	D	D	D	Open	S	Standby	1,3	
L	L	Н	Н	L	Valid	Lower byte			
L	Н	L	Н	L	Valid	Upper byte	Read cycle	1,3	
L	L	L	Н	L	Valid	Word			
L	L	Н	L	D	Open	Lower byte			
L	Н	L	L	D	Open	Upper byte	Early write cycle	1,2,3	
L	L	L	L	D	Open	Word			
L	L	Н	L	Н	Undefined	Lower byte			
L	Н	L	L	Н	Undefined	Upper byte	Delayed Write	1,2,3	
L	L	L	L	Н	Undefined	Word	cycle		
L	L	Н	H to L	L to H	Valid	Lower byte			
L	Н	L	H to L	L to H	Valid	Upper byte	Read-modify -write cycle	1,3	
L	L	L	H to L	L to H	Valid	Word	-write cycle		
H to L	Н	L	D	D	Open	Word	CBR Refresh		
H to L	L	Н	D	D	Open	Word	or Self Refresh	1,3	
H to L	L	L	D	D	Open	Word	(L-series)		
L	Н	Н	D	D	Open	Word	RAS-only Refresh cycle	1,3	
L	L	L	Н	Н	Open	Read cycle (Output disabled)		1,3	

Notes: 1. H: High (inactive) L: Low(active) D: H or L

2. twcs >= 0ns Early write cycle

 $twcs \le 0ns$ Delayed write cycle

3. Mode is determined by the OR function of the UCAS and LCAS. (Mode is set by earliest of UCAS and LCAS active edge and reset by the latest of UCAS and LCAS inactive edge.) However write OPERATION and output High-Z control are done independently by each UCAS, LCAS. ex) if RAS = H to L, UCAS = H, LCAS = L, then CAS-before-RAS refresh cycle is selected.



DC Electrical Characteristics (Vcc = 5V + /-10%, Vss = 0V, $TA = 0 \sim 70C$)

Symbol	Parameter		M in	Max	Unit	Note
Vон	Output Level Output "H" Level Voltage (Iout = -5mA)		2.4	V cc	V	
Vol	Output Level Output "L" Level Voltage (Iout = 4.2mA)		0	0.4	V	
Iccı	Operating Current	50ns	-	190		
	Average Power Supply Operating Current (RAS, UCAS or LCAS Cycling: trc = trc min)	60ns	-	170	mA	1, 2
	(RAIS, COAS OF EOAS Gyering, the - the min)	70ns	-	150		
Icc2	Standby Current (TTL) Power Supply Standby Current (RAS, UCAS, LCAS = VIH, DOUT = High-Z)		-	2	mA	
Іссз	RAS Only Refresh Current	50ns	-	190		
	Average Power Supply Current RAS Only Refresh Mode	60ns	-	170	mA	2
	(trc = trc min)	70ns	-	150		
I_{CC4}	Fast Page Mode Current	50ns	-	185		
	Average Power Supply Current Fast Page Mode	60ns	-	165	mA	1, 3
	(tpc = tpc min)	70ns	-	145		
Iccs	Standby Current (CMOS)		-	1	mA	
	Power Supply Standby Current (RAS, UCAS or LCAS >= Vcc - 0.2V, Dour = High-Z)		-	150	uA	5
Icc6	CAS-before-RAS Refresh Current	50ns	-	190		
	$(t_{RC} = t_{RC} min)$	60ns	-	170	mA	
		70ns	-	150		
Icc7	Battery Back Up Operating Current (Standby with CBR Refresh) (trc=125us, tras<=0.3us, Dout=High-Z)	•	-	500	uA	4,5
Iccs			-	5	mA	1
Iccs	Self-Refresh Mode Current (RAS, UCAS or LCAS<=0.2V, Dout=High-Z)		-	300	uA	5
$I_{L(I)}$	Input Leakage Current Any Input (0V<=V _{IN} <= 6V)		-10	10	uA	
$I_{L(O)}$	Output Leakage Current (Dout is Disabled, 0V<=Vout<= 6V)		-10	10	uA	

Note: 1. Icc depends on output load condition when the device is selected.

 $\mathop{\rm Icc}\nolimits(max)$ is specified at the output open condition.

- 2. Address can be changed once or less while \overline{RAS} = $V_{\rm IL}$.
- 3. Address can be changed once or less while \overline{LCAS} and $\overline{UCAS} = V_{IH}$.
- 4. UCAS = L (<=0.2) and LCAS = L (<=0.2) while RAS = L (<=0.2).
- 5. L-version.



Capacitance (Vcc = 5V + / 10%, TA = 25C)

Symbol	Parameter	M in	Max	Unit	Note
C11	Input Capacitance (Address)	-	5	pF	1
C_{12}	Input Capacitance (Clocks)	-	7	pF	1
CIO	Output Capacitance (Data-In ⁄Out)	-	7	pF	1, 2

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. UCAS and LCAS = V_{IH} to disable D_{OUT} .

AC Characteristics (Vcc = 5V + /-10%, TA = $0 \sim +70C$, Note 1, 2, 18)

Test Conditions

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

6 1 1		GM71C C/CL-5	(S)18160	GM71C C/CL-6	(S)18160	GM71C(S)18160 C/CL-7		Unit	Note
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Note
t rc	Random Read or Write Cycle Time	90	-	110	-	130	-	ns	
t rp	RAS Precharge Time	30	-	40	-	50	-	ns	
t cp	CAS Precharge Time	7	-	10	-	10		ns	24
tras	RAS Pulse Width	50	10,000	60	10,000	70	10,000	ns	
t CAS	CAS Pulse Width	13	10,000	15	10,000	18	10,000	ns	
tasr	Row Address Set up Time	0	-	0	-	0	-	ns	
t rah	Row Address Hold Time	7	-	10	-	10	-	ns	
t asc	Column Address Set-up Time	0	-	0	-	0	-	ns	21
t cah	Column Address Hold Time	7	-	10	-	15	-	ns	21
t rcd	RAS to CAS Delay Time	17	45	20	45	20	52	ns	3
trad	RAS to Column Address Delay Time	12	30	15	30	15	35	ns	4
t rsh	RAS Hold Time	13	-	15	-	18	-	ns	
t csH	CAS Hold Time	50	-	60	-	70	-	ns	23
t CRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	22
todd	OE to D _{IN} Delay Time	13	-	15	-	18	-	ns	5
t dzo	OE Delay Time from D _{IN}	0	-	0	-	0	-	ns	6
t dzc	CAS Delay Time from D _{IN}	0	-	0	-	0	-	ns	6
t ⊤	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7



Read Cycle

Symbol	Parameter	GM71C C/CL-5	(S)18160	GM71C(S)18160 C/CL-6		GM71C(S)18160 C/CL-7		Unit	Note
Symbol	rarameter	Min	Max	Min	Max	Min	Max	Onit	11010
t rac	Access Time from RAS	-	50	-	60	-	70	ns	8,9
t cac	Access Time from CAS	-	13	-	15	-	18	ns	9,10,17
t AA	Access Time from Address	-	25	-	30	-	35	ns	9,11,17
toac	Access Time from OE	-	13	-	15	-	18	ns	9,25
t rcs	Read Command Setup Time	0	-	0	-	0	-	ns	
t rch	Read Command Hold Time to CAS	0	-	0	-	0	-	ns	12,22
trrh	Read Command Hold Time to RAS	5	-	5	-	5	-	ns	12
tral	Column Address to RAS Lead Time	25	-	30	-	35	-	ns	
t cal	Column Address to CAS Lead Time	25	-	30	-	35	-	ns	
tclz	CAS to Output in Low-Z	0	-	0	-	0	-	ns	
t oн	Output Data Hold Time	3	-	3	-	3	-	ns	
t оно	Output Data Hold Time from OE	3	-	3	-	3	-	ns	
t off	Output Buffer Turn-off Time	-	13	-	15	-	15	ns	13
toez	Output Buffer Turn-off Time to OE	-	13	-	15	-	15	ns	13
t срр	CAS to D _{IN} Delay Time	13	-	15	-	18	-	ns	5

Write Cycle

Symbol		GM71C(S)18160 C/CL-5		GM71C(S)18160 C/CL-6		GM71C(S)18160 C/CL-7		Unit	Note
Symbol	rarameter	Min	Max	Min	Max	Min	Max		
t wcs	Write Command Setup Time	0	-	0	-	0	-	ns	14,21
t wch	Write Command Hold Time	7	-	10	-	15	-	ns	21
twp	Write Command Pulse Width	7	-	10	1	10	-	ns	
t rw l	Write Command to RAS Lead Time	13	- 1	15	1	18	-	ns	
t cw1	Write Command to CAS Lead Time	13	-	15	-	18	-	ns	23
t ds	Data-in Setup Time	0	-	0	-	0	-	ns	15,23
t dH	Data-in Hold Time	7	-	10	-	15	-	ns	15,23



Read-Modify-Write Cycle

Symbol		GM71C(S)18160 C/CL-5		GM71C(S)18160 C/CL-6		GM71C C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		Note
t rwc	Read-Modify-Write Cycle Time	131	-	155	-	181	-	ns	
t rwd	RAS to WE Delay Time	73	-	85	-	98	-	ns	14
t cwd	CAS to WE Delay Time	36	-	40	-	46	-	ns	14
t awd	Column Address to WE Delay Time	48	-	55	-	63	-	ns	14
t oeh	OE Hold Time from WE	13	-	15	-	18	-	ns	

Refresh Cycle

Symbol	Parameter	GM71C(S)18160 C/CL-5		GM71C(S)18160 C/CL-6		GM71C(S)18160 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max	Omt	Note
tcsr	CAS Setup Time (CAS-before-RAS Refresh Cycle)	5	-	5	-	5	1	ns	21
t chr	CAS Hold Time (CAS-before-RAS Refresh Cycle)	7	-	10	-	10	1	ns	22
t rpc	RAS Precharge to CAS Hold Time	5	-	5	-	5	-	ns	21

Fast Page Mode Cycle

Symbol	Parameter	GM71C(S)18160 C/CL-5		GM71C(S)18160 C/CL-6		GM71C(S)18160 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		Note
t PC	Fast Page Mode Cycle Time	35	1	40	-	45	-	ns	
trasp	Fast Page Mode RAS Pulse Width	-	100,000	-	100,000	-	100,000	ns	16
t ACP	Access Time from CAS Precharge	-	30	-	35	-	40	ns	9,17,22
t rhcp	RAS Hold Time from CAS Precharge	30	-	35	-	40	-	ns	

Fast Page Mode Read-Modify-Write Cycle

Symbol				GM71C(S)18160 C/CL-6		GM71C(S)18160 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t PRWC	Fast Page Mode Read-Modify-Write Cycle Time	76	-	85	-	96	1	ns	
t cpw	WE Delay Time from CAS Precharge	53	-	60	-	68	-	ns	14,22



Self Refresh Mode

Symbol	Parameter	GM71CS18160 CL-5		GM71CS18160 CL-6		GM71CS18160 CL-7		***	D
		Min	Max	Min	Max	Min	Max	Unit	Note
trass	RAS Pulse Width(Self-Refresh)	100	-	100	-	100	-	us	26
t rps	RAS Precharge Time(Self-Refresh)	90	-	110	-	130	-	ns	
t cHs	CAS Hold Time(Self-Refresh)	-50	-	-50	-	-50	-	ns	

Notes:

- 1. AC measurements assume tT = 5ns.
- An initial pause of 200us is required after power up followed by a minimum of eight initialization cycles(any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh).
 If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.
- 3. Operation with the $t_{RCD}(max)$ limit insures that tRAC(max) can be met, tRCD(max) is specified as a reference point only; if $t_{RCD} >= t_{RAD}(max) + t_{AA}(max) t_{CAC}(max)$, then access time is controlled exclusively by t_{CAC} .
- 4. Operation with the trad (max) limit insures that trac (max) can be met, trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, then access time is controlled exclusively by trad.
- 5. Either todd or todd must be satisfied.
- 6. Either tozo or tozc must be satisfied.
- 7. $V_{IH}(min)$ and $V_{IL}(max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{IH}(min)$ and $V_{IL}(max)$.
- 8. Assumes that $t_{RCD} \le t_{RCD}(max)$ and $t_{RAD} \le t_{RAD}(max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 9. Measured with a load circuit equivalent to 2 TTL load and 100pF.
- 10. Assumes that $t_{RCD} >= t_{RCD}(max)$ and $t_{RCD} + t_{CAC}(max) >= t_{RAD} + t_{AA}(max)$.
- 11. Assumes that $t_{RAD} >= t_{RAD}(max)$ and $t_{RCD} + t_{CAC}(max) <= t_{RAD} + t_{AA}(max)$.
- 12. Either trch or trrh must be satisfied for a read cycles.
- 13. toff(max) and tofz(max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- 14. twcs, trwd, tcwd, tawd and tcpw are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs >= twcs(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if trwd >= trwd(min), tcwd >=tcwd(min), and trwd >= trwd(min), or tcwd >= tcwd(min), trwd >= trwd(min) and tcpw >= tcpw(min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of data out (at access time) is indeterminate.




- 15. These parameters are referred to UCAS and LCAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 16. trasp defines RAS pulse width in fast page mode cycles.
- 17. Access time is determined by the longest among taa, tcac, and tacp.
- 18. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device. After \overline{RAS} is reset, if $to_{EH} >= tc_{WL}$, the I/O pin will remain open circuit (high impedance); if $to_{EH} < tc_{WL}$, invalid data will be out at each I/O.
- 19. When both UCAS and LCAS go low at the same time, all 16-bit data are written into the device. UCAS and LCAS cannot be staggered within the same write/read cycles.
- 20. All the $V_{\rm CC}$ and $V_{\rm SS}$ pins shall be supplied with the same voltages.
- 21. tasc, tcah, trcs, twcs,twch,tcsr and trpc are determined by the earlier falling edge of UCAS or LCAS.
- 22. tcrp, tchr, trch, tacp and tcpw are determined by the later rising edge of UCAS or LCAS.
- 23. tcwl, tdh,tds and tcsh should be satisfied by both UCAS and LCAS.
- 24. t_{CP} is determined by that time the both UCAS and LCAS are high.
- 25. When output buffers are enabled once, sustain the low impedance state until valid data is obtained.
 - When output buffer is turned on and off within a very short time, generally it causes large $V \subset \mathcal{N}_{SS}$ line noise, which causes to degrade $V_{IH} \min \mathcal{N}_{IL}$ max level.
- 26. Please do not use t_{RASS} timing, $10us \le t_{RASS} \le 100us$. During this period, the device is in \underline{trans} ition state from normal operation mode to self refresh mode. If $t_{RASS} \ge 100us$, then RAS precharge time should use t_{RPS} instead of t_{RP} .
- 27. H or L (H: $V_{IH}(min) \le V_{IN} \le V_{IH}(max)$, L: $V_{IL}(min) \le V_{IN} \le V_{IL}(max)$)

Unit: Inches (mm)



Package Dimension

42 SOJ



44(50) TSOP I

