

Register File




- 1. 32 Registers.
- 2. Read Register No 1 (Address of the register to read data from).
- 3. Read Register No 2 (Address of the register to read data from).
- 4. Read Data 1 (Data from the register pointed to by read register no 1).
- 5. Read Data 2 (Data from the register pointed to by read register no 2).
- 6. Write signal (Corresponds to writing data or not).
- 7. Write Register (Address of the data to which data has to be written)
- 8. Write data (Data to be written in the register pointed by write register).

Reading from Register File:



The multiplexer operation for decoding the address and 32 lines each of 32 bit wide is done using behavioural model in verilog. Decoding the address is done using switch cases in Verilog.

Writing to a Register File



The decoding of which register to write to, while taking care of the write signal is done using register is done using cases in behavioural model in Verilog.

VERILOG CODES:

```
The control of the co
```

```
Reg32b r10 (Data_Write[9], Write[9], Out[9]);
Reg32b r10 (Data_Write[10], Write[10], Out[10]);
Reg32b r11 (Data_Write[11], Write[10], Out[11]);
Reg32b r12 (Data_Write[11], Write[11], Out[11]);
Reg32b r13 (Data_Write[11], Write[11], Out[11]);
Reg32b r13 (Data_Write[11], Write[10], Out[10]);
Reg32b r13 (Data_Write[11], Write[10], Out[10]);
Reg32b r14 (Data_Write[10], Write[10], Out[10]);
Reg32b r15 (Data_Write[10], Write[10], Out[10]);
Reg32b r16 (Data_Write[10], Write[10], Out[10]);
Reg32b r17 (Data_Write[10], Write[10], Out[10]);
Reg32b r18 (Data_Write[20], Write[10], Out[10]);
Reg32b r19 (Data_Write[20], Write[20], Out[20]);
Reg32b r20 (Data_Write[20], Write[20], Out[20]);
Reg32b r30 (Data_Write[20], Write[20], O
```

OUTPUT:

```
File Edit View Search Terminal Help
VCD info: dumpfile register_file.vcd opened for output.
Read Register1 = 0 Read Data1 = x
Read Register2 = 0 Read Data2 = x
Read Register1 = 0
                                       Read Data1 = 2878068402
Read Register 2 = 0
                                     Read Data2 = 2878068402
                                        Read Data1 = 2878068402
Read Register1 = 0
Read Register2 = 1
                                      Read Data2 = 2878068403
Read Register1 = 0
                                        Read Data1 = 969834398
Read Data2 = 2878068403
Read Register2 = 1
Read Register1 = 0
                                        Read Data1 = 969834398
Read Data2 = 3222275104
Read Register2 = 1
                                        Read Data1 = 2878068396
Read Data2 = 3222275104
Read Register1 = 26
Read Register2 = 1
                                        Read Data1 = 2878068396
Read Data2 = 2878068373
Read Register1 = 26
Read Register2 = 3
                                        Read Data1 = 2878068376
Read Data2 = 2878068373
Read Register1 = 6
Read Register2 = 3
Read Register1 = 6
                                        Read Data1 = 2878068376
Read Data2 = 2878068379
Read Register2 = 9
Read Register1 = 21
                                        Read Data1 = 2878068391
Read Register2 =
                                        Read Data2 = 2878068379
Read Register1 = 21
                                        Read Data1 = 2878068391
Read Register2 = 29
                                        Read Data2 = 2878068399
                                        Read Data1 = 2878068376
Read Data2 = 2878068399
Read Register1 = 6
Read Register2 = 29
Read Register1 =
                                        Read Data1 = 2878068376
Read Data2 = 2878068395
Read Register2 = 25
hackspot@hackspot-inspiron-3521:~/code/Verilog/A5$
```