

## 2-a. Decoder


A 4-bit binary input is decoded to give corresponding decimal values.

Truth table:

INPUTS				OUTPUTS															
A	B	C	D	X <sub>0</sub>	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>	X <sub>7</sub>	X <sub>8</sub>	X <sub>9</sub>	X <sub>10</sub>	X <sub>11</sub>	X <sub>12</sub>	X <sub>13</sub>	X <sub>14</sub>	X <sub>15</sub>
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

The subscript of the output variables give the corresponding decimal values of the input.

Block Diagram:



## Verilog Code :

```
File: decoder.v
1  /*
2      K Rahul Reddy   17C0119
3      Sushruth V      17C0148
4      15 October 2018
5  */
6
7  module decoder (output reg [0:15] out, input [0:3] in);
8      always @ (in) begin                //if not used case is read as module
9          case (in)                      //switch to match 4-bit input to 16-bit output
10             4'b0000 : out = 16'b0000000000000001;
11             4'b0001 : out = 16'b0000000000000010;
12             4'b0010 : out = 16'b0000000000000100;
13             4'b0011 : out = 16'b0000000000001000;
14             4'b0100 : out = 16'b0000000000010000;
15             4'b0101 : out = 16'b0000000000100000;
16             4'b0110 : out = 16'b0000000001000000;
17             4'b0111 : out = 16'b0000000010000000;
18             4'b1000 : out = 16'b0000000100000000;
19             4'b1001 : out = 16'b0000001000000000;
20             4'b1010 : out = 16'b0000010000000000;
21             4'b1011 : out = 16'b0000100000000000;
22             4'b1100 : out = 16'b0001000000000000;
23             4'b1101 : out = 16'b0010000000000000;
24             4'b1110 : out = 16'b0100000000000000;
25             4'b1111 : out = 16'b1000000000000000;
26             default : out = 16'b0000000000000000;
27         endcase
28     end
29 endmodule
30
```

## Explanation:

Using behavioral modelling for the decoder unit, the behaviour of the circuit is coded using switch cases for all possible input variable combinations giving corresponding output variable values.

## Output:

```
VCD info: dumpfile tb_decoder.vcd opened for output.
input: 0000 output: 0000000000000001
input: 0001 output: 0000000000000010
input: 0010 output: 0000000000000100
input: 0011 output: 0000000000001000
input: 0100 output: 0000000000010000
input: 0101 output: 0000000000100000
input: 0110 output: 0000000001000000
input: 0111 output: 0000000010000000
input: 1000 output: 0000000100000000
input: 1001 output: 0000001000000000
input: 1010 output: 0000010000000000
input: 1011 output: 0000100000000000
input: 1100 output: 0001000000000000
input: 1101 output: 0010000000000000
input: 1110 output: 0100000000000000
input: 1111 output: 1000000000000000
```