

2-b. Encoder


16-bit input indicating decimal value is encoded to give corresponding 4 bit binary value

Truth table:

OUTPUTS				INPUTS															
A	B	C	D	X ₀	X ₁	X ₂	X ₃	X ₄	X ₅	X ₆	X ₇	X ₈	X ₉	X ₁₀	X ₁₁	X ₁₂	X ₁₃	X ₁₄	X ₁₅
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

The subscript of the input variables give the corresponding decimal values of the input.

Block Diagram:



Verilog Code :

```
File: encoder.v
1  /*
2      K Rahul Reddy   17C0119
3      Sushruth V      17C0148
4      15 October 2018
5  */
6
7  module encoder (output reg [0:3] out, input [0:15] in);
8      always @ (in) begin
9          case (in) //switch to give 4-bit output corresponding to 16-bit input
10             16'b0000000000000001 : out = 4'b0000;
11             16'b0000000000000010 : out = 4'b0001;
12             16'b0000000000000100 : out = 4'b0010;
13             16'b0000000000000100 : out = 4'b0011;
14             16'b0000000000001000 : out = 4'b0100;
15             16'b0000000000001000 : out = 4'b0101;
16             16'b0000000000001000 : out = 4'b0110;
17             16'b0000000000001000 : out = 4'b0111;
18             16'b0000000010000000 : out = 4'b1000;
19             16'b0000000010000000 : out = 4'b1001;
20             16'b0000000010000000 : out = 4'b1010;
21             16'b0000000010000000 : out = 4'b1011;
22             16'b0000100000000000 : out = 4'b1100;
23             16'b0001000000000000 : out = 4'b1101;
24             16'b0100000000000000 : out = 4'b1110;
25             16'b1000000000000000 : out = 4'b1111;
26             default : out = 4'bxxxx;
27         endcase
28     end
29 endmodule
```

Explanation:

Using behavioral modelling for the encoder unit, the behaviour of the circuit is coded using switch cases for all possible input variable combinations, giving corresponding output variable values.

Output:

```
VCD info: dumpfile tb_encoder.vcd opened for output.
0: input: 0000000000000001 output: 0000
10: input: 0000000000000010 output: 0001
20: input: 0000000000000100 output: 0010
30: input: 0000000000001000 output: 0011
40: input: 0000000000001000 output: 0100
50: input: 0000000000001000 output: 0101
60: input: 0000000000001000 output: 0110
70: input: 0000000000001000 output: 0111
80: input: 0000000010000000 output: 1000
90: input: 0000000100000000 output: 1001
100: input: 0000010000000000 output: 1010
110: input: 0000100000000000 output: 1011
120: input: 0001000000000000 output: 1100
130: input: 0010000000000000 output: 1101
140: input: 0100000000000000 output: 1110
150: input: 1000000000000000 output: 1111
```