
6. 1-Bit Memory Element

The memory element uses D-flip flop to store 1 bit data in memory.

RS Latch:

Block Diagram:




Verilog Code:

```
module SR (output reg q, output reg qn, input r, input s); //SR-latch always @(q, qn, r, s) begin q <= ~ (qn | r); //NOR gate SR-latch qn <= ~ (q | s); end endmodule
```


D-FF using RS Latch:

Block Diagram:



Verilog Code:

D flip-flop using master slave D Latch:



Verilog Code:

```
File: Dff.v
/*
       K Rahul Reddy
                       17C0119
      Sushruth V
                       17C0148
       15 October 2018
module Dff (output q, output qn, input d, input clk, input res);
       reg clkn;
       wire qi, qni;
       wire new_d;
       assign new d = d & res;
       D inst1 (qi, qni, new_d, clkn);
                                            // D-latch 1
       D inst2 (q, qn, qi, clk);
                                              // D-latch 2
       // complement of clock
       always @ (clk) begin
               clkn <= ~clk;
endmodule
```

Explanation:

Using the above block diagrams each module is coded and used as blocks in other modules. It helps to store 1 bit data in memory along with an active low reset signal. The master slave configuration allows the sequential circuit to be positive edge triggered.

Output:

```
hackspot@hackspot-inspiron-3521:~/code/Verilog Assignment/A6$ vvp tb Dff.vvp
VCD info: dumpfile Dff.vcd opened for output.
 0: d : 0 clk : 0 reset : 1
                                                   q: x q': x
 5: d: 0 clk: 1 reset: 1
                                                   q:0q':1
 8: d: 1 clk: 1 reset: 1
                                                   q:0q':1
 10: d : 1 clk : 0 reset : 1
                                                   q:0q':1
 15: d: 1 clk: 1 reset: 1
                                                   q:1q':0
 16: d : 0 clk : 1 reset : 1
                                                   q:1q':0
 20: d : 0 clk : 0 reset : 1
                                                   q:1q':0
 24: d : 1 clk : 0 reset : 1
                                                   q:1q':0
 25: d: 1 clk: 1 reset: 1
                                                   q:1q':0
 27: d : 1 clk : 1 reset : 0
                                                   q:1q':0
 30: d : 1 clk : 0 reset : 0
                                                   q:1q':0
 32: d : 0 clk : 0 reset : 0
                                                   q:1q':0
 35: d : 0 clk : 1 reset : 0
                                                   q:0q':1
                                                   q:0q':1
 40: d : 1 clk : 0 reset : 0
 45: d : 1 clk : 1 reset : 0
                                                   q:0q':1
 48: d : 0 clk : 1 reset : 0
                                                   q:0q':1
 50: d : 0 clk : 0 reset : 0
                                                   q:0q':1
 54: d : 0 clk : 0 reset : 1
                                                   q:0q':1
 55: d : 0 clk : 1 reset : 1
                                                   q:0q':1
```