Project: Worked examples
Title: Heat sink thermal resistance chain
Status: DRAFT · Author: TempestOS (2026-10-23) · Checker: — (—) · Issued: —

1. Scope and method

Steady-state source (junction) temperature from a series chain of thermal resistances to ambient (junction to case, case to heat sink, heat sink to ambient), with each stage's temperature rise, the margin against the permitted maximum and the largest total resistance the limit allows: the heat sink budget.

WHAT IT CALCULATES	RELATION
Temperature rise across each stage	$\Delta T_i = P \cdot R_i$
Total resistance of the chain and the total rise	$R_{tot} = \Sigma R_i$; $\Delta T_{tot} = P \cdot R_{tot}$
Source (hottest node) temperature, each node below it being the one above less that stage's rise	$T_1 = T_a + \Delta T_{tot}$
Margin against the permitted maximum	$margin = T_{max} - T_1$
Largest total resistance the limit allows, the heat sink budget	$R_{max} = (T_{max} - T_a)/P$
Utilisation of the permitted rise	$u = \Delta T_{tot}/(T_{max} - T_a)$

Basis: Integrated circuit thermal measurement method: electrical test method (junction-to-reference resistances)[1]; Thermal resistance networks in the cooling of electronic equipment[2](§15-2); Thermal resistance in series[3](§3.1).




Figure 1 — Thermal resistances in series from the source to ambient, hottest first (three drawn; the stages as listed). Not to scale; the labels are the inputs as entered.

2. Inputs

SYMBOL	DESCRIPTION	VALUE	UNIT	SOURCE	VALID RANGE

SYMBOL	DESCRIPTION	VALUE	UNIT	SOURCE	VALID RANGE
P	Steady power dissipated (the heat flow through every stage)	25	W	spec: DS-PWR-901 device and heat sink datasheets rev A	0 … 10000 W
T_a	Ambient the last stage rejects to	40	°C	spec: SPEC-EL-05 thermal limits	-40 … 85 °C
stages	Thermal resistances in series, hottest first	3 row(s)		spec: DS-PWR-901 device and heat sink datasheets rev A	any
T_max	Maximum permitted temperature of the hottest node (junction or case)	125	°C	spec: SPEC-EL-05 thermal limits	40 … 200 °C

TABLE ROW	VALUES
stages[1]	name = junction to case; R = 0.5 K/W
stages[2]	name = case to sink; R = 0.2 K/W
stages[3]	name = sink to ambient; R = 1.8 K/W

3. Assumptions

A1. Steady state: the whole dissipated power flows through the one chain, and each resistance is constant. (No thermal capacitance (nothing about warm-up or a transient overload); no parallel path through the board.)
A2. The stated ambient is the temperature the last stage actually rejects to. (Air preheated by neighbouring parts can be well above room temperature.)

4. Working

[4] R_tot = Σ R_i [3](§3.1)
= 0.5 + 0.2 + 1.8 K/W
= 2.5 K/W
Total thermal resistance

[5] dT_tot = P * R_tot
= 25 W × 2.5 K/W
= 62.5 K
Total rise from ambient to the source

[6] T_1 = T_a + dT_tot [2](§15-2)
= 40 degC + 62.5 K
= 102.5 degC
Source temperature (hot side of junction to case)

[7] dT_1 = P · R_1
= 25 W × 0.5 K/W
= 12.5 K
Rise across junction to case

[8] dT_2 = P · R_2
= 25 W × 0.2 K/W
= 5 K
Rise across case to sink

[9] T_2 = T_1 − dT_1
= 102.5 °C − 12.5 K
= 90 degC
Hot side of case to sink

[10] dT_3 = P · R_3
= 25 W × 1.8 K/W
= 45 K
Rise across sink to ambient
[11] T_3 = T_2 − dT_2
= 90 °C − 5 K
= 85 degC
Hot side of sink to ambient
[12] dT_m = T_max - T_1
= 125 degC - 102.5 degC
= 22.5 K
Thermal margin (negative when over the limit)
[13] u = dT_tot / (T_max - T_a)
= 62.5 K / (125 degC - 40 degC)
= 0.73529
Utilisation: rise over permitted rise
[14] R_max = (T_max - T_a) / P
= (125 degC - 40 degC) / 25 W
= 3.4 K/W
Largest total resistance the limit allows (heat sink budget)

5. Results

SYMBOL	VALUE	DESCRIPTION
T_1	102.5 degC	Source temperature
dT_m	22.5 K	Thermal margin
u	0.73529	Utilisation
R_max	3.4 K/W	Heat sink budget
R_tot	2.5 K/W	Total thermal resistance
dT_tot	62.5 K	Total rise
dT_1	12.5 K	Rise across stage 1
dT_2	5 K	Rise across stage 2
T_2	90 degC	Hot side of stage 2
dT_3	45 K	Rise across stage 3
T_3	85 degC	Hot side of stage 3

6. Checks (governing first)

RESULT	CHECK	DEMAND	CAPACITY	UTILISATION	REF
PASS	Source temperature T_1 ≤ T_max	u = 0.73529	u ≤ 1	0.735	²(§15-2)

7. Applicability

No warnings.

8. Verification

Template elec.thermal-chain@1.0.1 Content hash 2e80508de9690763 Engine calc-engine/1.0.0
Known-answer cases passed 4/4 Test run 2026-10-23 12:00 UTC TempestOS 0.26.0

9. References

1. JEDEC Solid State Technology Association. Integrated Circuits Thermal Measurement Method—Electrical Test Method (Single Semiconductor Device). JESD51-1. JEDEC.
2. Çengel YA, Ghajar AJ. Heat and Mass Transfer: Fundamentals and Applications. 5th ed. McGraw-Hill Education; 2015.
3. Bergman TL, Lavine AS, Incropera FP, DeWitt DP. Fundamentals of Heat and Mass Transfer. 7th ed. Wiley; 2011.