

Copyright © 2019
by Universidade Federal de Santa Catarina.

FloripaSat-II OBDH 2.0 ALT Hardware
Based on the FloripaSat-I OBDH 2.0

This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/>.

FloripaSat-II OBDH 2.0 ALT Hardware:

- Drawn by: André M. P. Mattos
- Reviewers: Cezar A. Rigo, Kleber Gouveia and Yan C. Azeredo
- Based on FloripaSat-I OBDH designed by: Sara V. Martinez
- Support: Gabriel M. Marcelino

Title **OBDH Hardware Architecture**

Size: **A4** Project: **FloripaSat** Revision: **V0.3**

Date: **20/08/2020** Time: **17:59:39** Sheet **0** of **6**

Drawn By: **André M. P. Mattos** Model: **Eng 2 ALT**

UFSC - SpaceLab
University Campus - Trindade
Dep. of Electrical Engineering - CTC
Florianópolis, Santa Catarina, Brazil
CEP: 88040 - 900



A

B

C

D


A

B


C

D

Topology
2. Topology_SchDoc




ANTENNA DEPLOYER INTERFACE



External Communication Buses Description:

BUS4 (I2C): Antenna interface
Shared channel - I2C2

DAUGHTER BOARD INTERFACE
(Generic Interface)



External Communication Buses Description:


BUS5 (I2C): Daughter Board interface
Shared channel - I2C2

BUS6 (SPI): Daughter Board interface
Shared Channel - SPI
D_BOARD_SPI_CS0 - Daughter Board chip select 0
D_BOARD_SPI_CS1 - Daughter Board chip select 1

DEBUG HEADERS




Power Supply Source Selector



Flight Jumper



PROGRAMMING HEADERS
(JTAG Spy Bi-Wire)



Debug JTAG Main MCU




Flight Model JTAG Main MCU

External Communication Buses Description:

BUS0 (UART): Debug interface
Dedicated channel - UART0

BUS9 (JTAG): Debug interface
Dedicated channel - JTAG (Spy Bi-Wire)

RS485 ADDITIONAL HEADER



External Communication Buses Description:

BUS1 (RS485): Payload EDC interface
Dedicated channel - UART1 (at additional header)
PAYLOAD_0_ENABLE - Logical enable of the Payload EDC


BUS2 (I2C): Payload X interface
Dedicated channel - I2C0
PAYLOAD_1_ENABLE - Logical enable of the Payload X

BUS3 (I2C): EPS interface
Dedicated channel - I2C1

BUS7 (SPI)(H2): TTC interface
Shared Channel - SPI
TTC_SPI_CS - TTC chip select

BUS8 (SPI)(H1): Main Radio interface
Shared Channel - SPI
MAIN_RADIO_SPI_CS - Main radio chip select
MAIN_RADIO_GPIOx - GPIO configuration pins
MAIN_RADIO_RESET - Main radio reset
MAIN_RADIO_ENABLE - Enable for the Main Radio regulator in EPS

ADDITIONAL PC104 INTERFACES



Additional Communication Buses Description:
(Used by demand, do not place unless necessary)

BUS10 (I2C): I2C0
BUS11 (I2C): I2C1
BUS12 (SPI): SPI
BUS13 (GPIO): 4 GPIOs

Guidelines:
Only allow PC104 flexibility:
(Do not use these channels to share devices)
BUS10
BUS11
BUS12

Allow PC104 flexibility and device sharing:
BUS13 - Dedicated use of PC104.

Title **OBDR Interface**

Size: A3

Date: 20/08/2020

Drawn by: Andre M. P. Mattos

Project: FloripaSat

Revision: V0.3

Time: 17:59:39

Sheet 1 of 6

UFSC - SpaceLab

University Campus - Trindade

Dep. of Electrical Engineering - CTC

Florianopolis, Santa Catarina, Brazil


CEP: 88040-900





Cannot-open-file

C:\Users\sara\Google

Drive\PCB\patch-2

56.png





Title **Non Volatile Memory**

Size: A4

Project: FloripaSat

Revision: V0.3

Date: 20/08/2020

Time: 17:59:40

Sheet 5 of 6



Drawn By: André M. P. Mattos

Model: Eng 2 ALT


UFSC - SpaceLab
University Campus - Trindade
Dep. of Electrical Engineering - CTC
Florianópolis, Santa Catarina, Brazil
CEP: 88040 - 900



I2C BUFFERS

RS485 TRANSCEIVER
(Full-Duplex)

DECOUPLING CAPACITORS



UART1_BUS





I2C0_BUS




I2C1_BUS




I2C2_BUS



TERMINATION RESISTORS



PULL-UP RESISTORS

Title **Communication Buffers**

Size: A4

Project: FloripaSat

Revision: V0.3

Date: 20/08/2020

Time: 17:59:40


Sheet 6 of 6

Drawn By: André M. P. Mattos

Model: Eng 2 ALT

UFSC - SpaceLab
University Campus - Trindade
Dep. of Electrical Engineering - CTC
Florianópolis, Santa Catarina, Brazil
CEP: 88040 - 900






General SPEC:

Copper base 10Z:
 PCB Material: FR4
 PCB Thickness: 1.6mm
 PCB Surface: ENIG
 Vias: Force Complete Tenting

TITULO: OBDH 2018		REV.	VER.
UFSC		02	Eng_2_ALT
MATERIAL: FR4	Silkscreen color: green		
Board Thickness: 1.6mm	Layers: 02	Drawing	DATE
PCB Surface: ENIG		Andre M. P. Mattos	30/04/2020



General SPEC:

Copper base 10Z:
 PCB Material: FR4
 PCB Thickness: 1.6mm
 PCB Surface: ENIG
 Vias: Force Complete Tenting

TITULO: OBDH 2018		REV.	VER.
UFSC		02	Eng_2_ALT
MATERIAL: FR4	Silkscreen color: green		
Board Thickness: 1.6mm	Layers: 02	Drawing	DATE
PCB Surface: ENIG		Andre M. P. Mattos	30/04/2020

