

Title OBDH Hardware Architecture			UFSC - SpaceLab	
Size: A4			University Campus - Trindade	
Project: FloripaSat			Dep. of Electrical Engineering - CTC	
Revision: V0.1			Florianópolis, Santa Catarina, Brazil	
Date: 30/12/2019	Time: 02:01:24	Sheet 0 of 7	CEP: 88040 - 900	
Drawn By: André M. P. Mattos			Model: Eng 2 ALT	



A

B

C

D

A

B

C

D


Copyright © 2019
by Universidade Federal de Santa Catarina.

FloripaSat-II OBDH 2.0 ALT Hardware
(Based on the FloripaSat-I OBDH 2.0)

This work is licensed under the Creative Commons
Attribution-ShareAlike 4.0
International License. To view a copy of this
license,
visit <http://creativecommons.org/licenses/by-sa/4.0/>.




DAUGHTER_BOARD_SIGNALS





Topology

2_Topology.SchDoc




ANTENNA DEPLOYER INTERFACE



External Communication Buses Description:

BUS4 (I2C): Antenna interface
Shared channel - I2C2

DAUGHTER BOARD INTERFACE (Generic Interface)




External Communication Buses Description:


BUS5 (I2C): Daughter Board interface
Shared channel - I2C2

BUS6 (SPI): Daughter Board interface
Shared Channel - SPI
D_BOARD_SPI_CS0 - Daughter Board chip select 0
D_BOARD_SPI_CS1 - Daughter Board chip select 1


POWER SUPPLY SOURCE SELECTOR (from PC104 or JTAG)



PROGRAMMING HEADERS (JTAG Spy Bi-Wire)



Debug JTAG Main MCU



Flight Model JTAG Main MCU

External Communication Buses Description:

BUS0 (UART): Debug interface
Dedicated channel - UART0

BUS9 (JTAG): Debug interface
Dedicated channel - JTAG (Spi Bi-Wire)

ADDITIONAL PC104 INTERFACES



Additional Communication Buses Description: (Used by demand, do not place unless necessary)

BUS10 (I2C): I2C0
BUS11 (I2C): I2C1
BUS12 (SPI): SPI
BUS13 (UART): UART0
BUS14 (GPIO): 4 GPIOs

Guidelines:
Only allow PC104 flexibility:
(Do not use these channels to share devices)
BUS10
BUS11
BUS12
Allow PC104 flexibility and device sharing:
BUS13 - Require to deactivate debug routines.
BUS14 - Dedicated use of PC104.

Title


OBDR Interface


Size: A3
Date: 30/12/2019
Drawn by: André M. P. Mattos







Project: FloripaSat
Time: 02:01:24
Sheet 1 of 6
Model: Eng 2_ALT

UFSC - SpaceLab
University Campus - Trindade
Dep. of Electrical Engineering - CTC
Florianópolis, Santa Catarina, Brazil
CEP: 88040 - 900

Cannot-open-file
C:\Users\sara\Google
Drive\PCB\patch-2
56.png













Title Analog Circuits		
Size: A4	Project: FloripaSat	Revision: V0.1
Date: 30/12/2019	Time: 02:01:25	Sheet 4 of 6
Drawn By: André M. P. Mattos		Model: Eng 2 ALT

UFSC - SpaceLab
University Campus - Trindade
Dep. of Electrical Engineering - CTC
Florianópolis, Santa Catarina, Brazil
CEP: 88040 - 900






I2C BUFFERS

RS485 TRANSCEIVER
(Full-Duplex)


DECOUPLING CAPACITORS




UART1_BUS




I2C0_BUS




I2C1_BUS




I2C2_BUS




RS485_BUS



TERMINATION RESISTORS



PULL-UP RESISTORS

Title **Communication Buffers**Size: **A4**Project: **FloripaSat**Revision: **V0.1**Date: **30/12/2019**Time: **02:01:25**Sheet **6** of **6**Drawn By: **André M. P. Mattos**Model: **Eng 2 ALT**

UFSC - SpaceLab
University Campus - Trindade
Dep. of Electrical Engineering - CTC
Florianópolis, Santa Catarina, Brazil
CEP: 88040 - 900

