

OBDH 2.0 Documentation

OBDH 2.0 Documentation SpaceLab, Universidade Federal de Santa Catarina, Florianópolis - Brazil

OBDH 2.0 Documentation October, 2019

Project Chief: Eduardo Augusto Bezerra

Authors:
Gabriel Mariano Marcelino

Contributing Authors:

Revision Control:

Version	Author	Changes	Date
0.1	Gabriel Mariano Marcelino	Document creation	10/2019



© 2019 by Universidade Federal de Santa Catarina. OBDH 2.0 Documentation. This work is licensed under the Creative Commons Attribution–ShareAlike 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/4.0/.

List of Figures

1.1	3D view of the OBDH 2.0 PCB
3.1	OBDH 2.0 Block diagram
3.2	System layers
3.3	Available status LEDs
4.1	Top side of the PCB
4.2	Bottom side of the PCB 8
4.3	Interfaces diagram
4.4	Antenna module conectors
4.5	JTAG connectors (P1 and P2)
4.6	Samtec FSI-110-03-G-D-AD connector
4.7	Daughterboard connector (P3)
4.8	Recommended shape and size of the daughterboard
4.9	External watchdog timer circuit
5.1	NGHam packet structure
7.1	Firmware initialization on PuTTy

List of Tables

4.2	PC-104 connector pinout	11
5.1	Firmware tasks	15
5.2	Beacon packet	17
5.3	EDC information packet	18
	EDC samples packet	
5.5	System telecomamnds	19

Contents

Lis	t of F	igures			V
Lis	sta of	Tables	;		vii
No	menc	lature			vii
1	Intro	duction	n		1
2	Requ	uiremen	nts		3
3	Syst 3.1 3.2 3.3	Systen Operat	erview Diagram		5 5 5 5 5
4	Hard 4.1 4.2 4.3 4.4 4.5	4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 Microc 4.3.1 Extern	Aces Inal Connectors PC-104 Antenna Module Programmer Debug Interface Daughterboard controller Pinout Inal Watchdog Volatile Memory	 	7 7 8 8 8 8 8 11 12 13
5	Firm 5.1	Tasks 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 5.1.8	Startup (boot) Deployment hibernation Antenna deployment Watchdog reset Heartbeat Beacon Uplink EPS reading	 	15 15 15 15 16 16 16 16

		5.1.9	EDC reading	16
		5.1.10	Payload X reading	16
		5.1.11	TTC writing	16
		5.1.12	Radio periodic reset	16
		5.1.13	System reset	16
		5.1.14	Read temperature	17
		5.1.15	CSP Server	17
	5.2	Teleme	etry	17
		5.2.1	Beacon	17
		5.2.2	EDC Information	17
		5.2.3	EDC Samples	17
	5.3	Teleco	mmands	17
		5.3.1	Enter hibernation	17
		5.3.2	Leave hibernation	18
		5.3.3	Activate beacon	18
		5.3.4	Deactivate beacon	18
		5.3.5	Activate EDC	18
		5.3.6	Deactivate EDC	19
		5.3.7	Get EDC info	19
		5.3.8	Activate Payload X	19
		5.3.9	Deactivate Payload X	20
		5.3.10	Set system time	20
		5.3.11	Ping	20
		5.3.12	Message broadcast	20
		5.3.13	Request data	20
	5.4		ting System	20
	5.5	Hardw	rare Abstraction Layer (HAL)	20
	5.6	File S	ystem	20
	5.7	Protoc	ols	20
		5.7.1	NGHam	20
	_			
6		d Asse		23
	6.1		opment Model	23
	6.2	-	Model	23
	6.3	Custon	n Configuration	23
7	Head	ge Instru	ustions	25
′		•	ing the Board	25
	7.1 7.2		essages	25 25
	7.2	•	rterboards Installation	25 25
	1.5	Daugii	ncivalus iiistattattoii	۷3
Re	feren	ces		27

CHAPTER 1

Introduction

- Main target: FloripaSat-2
- Improved version of the OBDH from FloripaSat-1
- Open source software (GPLv3 license)
- Open source hardware (GPLv3 license)
- RTOS
- Low power MCU



Figure 1.1: 3D view of the OBDH 2.0 PCB.

CHAPTER 2

Requirements

3.1 Block Diagram




Figure 3.1: OBDH 2.0 Block diagram.

3.2 System Layers

3.3 Operation

3.3.1 Status LEDs

On the development version of the board, there are eight LEDs that indicates some behaviours of the systems. This set of LEDs can be seen on Figure ??.

A description of each of these LEDs are available below:




Figure 3.2: System layers.




Figure 3.3: Available status LEDs.

- D1 System LED: Heartbeat of the system. Blinks at a frequency of 1 Hz when the system is running properly.
- D2 Fault LED: Indicates a critical fault in the system.
- D3 UARTO TX: Blinks when data is being transmitted over the UARTO port.
- D4 UARTO RX: Blinks when data is being received over the UARTO port.
- D5 UART1 TX: Blinks when data is being transmitted over that UART1 port.
- D6 UART1 RX: Blinks when data is being received over the UART1 port.
- D7 Antenna VCC: Indicates that the antenna module board is being power sourced.
- D8 OBDH VCC: Indicates that the OBDH board is being power sourced.

These LEDs are not mounted in the flight version of the module.




Figure 4.1: Top side of the PCB.

4.1 Interfaces

Currently, "Payload 1" and "Payload 2" are "Payload-X" and "Payload EDC" respectively.




Figure 4.2: Bottom side of the PCB.

4.2 External Connectors

- 4.2.1 PC-104
- 4.2.2 Antenna Module
- 4.2.3 Programmer
- 4.2.4 Debug Interface

4.2.5 Daughterboard

The daughterboard interface uses the Samtec FSI-110-D connector. An illustration of the connector can be seen in the Figure 4.6. A picture of this connector on the PCB can be seen in Figure 4.7.

The pinout of the daughterboard interface are available in the Table 4.2.

Guidelines

The recommended shape and size of the daughterboard can be seen in the Figure 4.8.




Figure 4.3: Interfaces diagram.




Figure 4.4: Antenna module conectors.



Figure 4.5: JTAG connectors (P1 and P2).

Pin [A-B]	H1A	H1B	H2A	H2B
1-2	_	-	-	_
3-4	_	_	_	-
5-6	GPIO_0	GPIO_1	-	_
7-8	GPIO_2	GPIO_3	_	_
9-10	GPIO_4	_	_	_
11-12	GPIO_5	GPIO_6	SPI_0_MOSI	SPI_0_CLK
13-14	GPIO_7	-	SPI_0_CS_1	SPI_0_MISO
15-16	_	_	_	_
17-18	_	GPIO_8	-	-
19-20	_	GPIO_9	-	_
21-22	_	-	_	_
23-24	_	_	_	_
25-26	RS485_TX+	RS485_TX-	-	_
27-28	RS485_RX+	RS485_RX-	_	_
29-30	GND	GND	GND	GND
31-32	GND	GND	GND	GND
33-34	_	_	_	_
35-36	SPI_0_CLK	_	VCC_3V3_ANT	VCC_3V3_ANT
37-38	SPI_0_MISO	_	_	_
39-40	SPI_0_MOSI	SPI_0_CS_0	-	_
41-42	I2C_0_SDA	_	-	_
43-44	I2C_0_SCL	-	_	_
45-46	VCC_3V3	VCC_3V3	VCC_BAT	VCC_BAT
47-48	_	_	_	_
49-50	_	_	-	-
51-52		_		_

Table 4.1: PC-104 connector pinout.



Figure 4.6: Samtec FSI-110-03-G-D-AD connector.




Figure 4.7: Daughterboard connector (P3).

Pin [A-B]	Row A	Row B
1-2	VCC_3V3	GND
3-4	VCC_3V3_ANT	GND
5-6	VCC_BAT	GND
7-8	GPIO_0	GPIO_1
9-10	GPIO_2	GPIO_3
11-12	SPI_0_CLK	ADC_0
13-14	SPI_0_MISO	ADC_1
15-16	SPI_0_MOSI	ADC_2
17-18	SPI_0_CS_0	I2C_2_SDA
19-20	SPI_0_CS_1	I2C_2_SCL

Table 4.2: Daughterboard connector pinout.



Figure 4.8: Recommended shape and size of the daughterboard.

4.3 Microcontroller

MSP430F6659.

4.3.1 **Pinout**

Pin Code	Pin Number	Signal
P1.0	34	MAIN_RADIO_ENABLE
P1.1	35	MAIN_RADIO_GPI00
P1.2	36	MAIN_RADIO_GPI01
P1.3	37	MAIN RADIO GPIO2
P1.4	38	MAIN_RADIO_RESET
P1.5	39	MAIN_RADIO_SPI_CS
P1.6	40	TTC_MCU_SPI_CS
P1.7	41	-
D2.0		SDI CIV
P2.0	17	SPI_CLK
P2.1	18	12C0_SDA
P2.2	19	I2C0_SCL
P2.3	20	- CDL 140CL
P2.4	21	SPI_MOSI
P2.5	22	SPI_MISO
P2.6	23	-
P2.7	24	
P3.0	42	I2C0_EN
P3.1	43	I2C1_EN
P3.2	44	I2C2_EN
P3.3	45	I2C0_READY
P3.4	46	I2C1_READY
P3.5	47	I2C2_READY
P3.6	48	PC104_GPI00
P3.7	49	PC104_GPI01
P4.0	50	PC104_GPI02
P4.1	51	PC104 GPIO3
P4.2	52	MEM_HOLD
P4.3	53	MEM_RESET
P4.4	54	MEM_SPI_CS
P4.5	55	
P4.6	56	_
P4.7	57	-
P5.0	9	VREF
P5.1	10	AGND
P5.2	28	SYSTEM FAULT LED
P5.3	31	SYSTEM LED
P5.4	32	PAYLOAD_0_ENABLE
P5.5	33	PAYLOAD_0_ENABLE
P5.6	33 16	I AILOAD_I_LNADLL
P5.0 P5.7	88	_
		D DOADD 4500
P6.0	97	D_BOARD_ADC0
P6.1	98	D_BOARD_ADC1

P6.3 100 OBDH_CURRENT_ADO P6.4 1 OBDH_VOLTAGE_ADO P6.5 2 D_BOARD_SPI_CS0 P6.6 3 D_BOARD_SPI_CS1 P6.7 4 - P7.0 - - P7.1 - - P7.2 84 XT2_N P7.3 85 XT2_P P7.4 5 D_BOARD_GPIO0 P7.5 6 D_BOARD_GPIO1 P7.6 7 D_BOARD_GPIO2 P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P6.5 2 D_BOARD_SPI_CS0 P6.6 3 D_BOARD_SPI_CS1 P6.7 4 - P7.0 - - P7.1 - - P7.2 84 XT2_N P7.3 85 XT2_P P7.4 5 D_BOARD_GPIO0 P7.5 6 D_BOARD_GPIO1 P7.6 7 D_BOARD_GPIO2 P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P6.6 3 D_BOARD_SPI_CS1 P6.7 4 - P7.0 - - P7.1 - - P7.2 84 XT2_N P7.3 85 XT2_P P7.4 5 D_BOARD_GPIO0 P7.5 6 D_BOARD_GPIO1 P7.6 7 D_BOARD_GPIO2 P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P6.7 4 - P7.0 - - P7.1 - - P7.2 84 XT2_N P7.3 85 XT2_P P7.4 5 D_BOARD_GPIO0 P7.5 6 D_BOARD_GPIO1 P7.6 7 D_BOARD_GPIO2 P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P7.0 - - P7.1 - - P7.2 84 XT2_N P7.3 85 XT2_P P7.4 5 D_BOARD_GPIO0 P7.5 6 D_BOARD_GPIO1 P7.6 7 D_BOARD_GPIO2 P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P7.1 - - P7.2 84 XT2_N P7.3 85 XT2_P P7.4 5 D_BOARD_GPIO0 P7.5 6 D_BOARD_GPIO1 P7.6 7 D_BOARD_GPIO2 P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P7.2 84 XT2_N P7.3 85 XT2_P P7.4 5 D_BOARD_GPIO0 P7.5 6 D_BOARD_GPIO1 P7.6 7 D_BOARD_GPIO2 P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P7.3 85 XT2_P P7.4 5 D_BOARD_GPIO0 P7.5 6 D_BOARD_GPIO1 P7.6 7 D_BOARD_GPIO2 P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P7.4 5 D_BOARD_GPI00 P7.5 6 D_BOARD_GPI01 P7.6 7 D_BOARD_GPI02 P7.7 8 D_BOARD_GPI03 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P7.5 6 D_BOARD_GPIO1 P7.6 7 D_BOARD_GPIO2 P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P7.6 7 D_BOARD_GPIO2 P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P7.7 8 D_BOARD_GPIO3 P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P8.0 58 - P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P8.1 59 - P8.2 60 UART1_TX P8.3 61 UART1_RX
P8.2 60 UART1_TX P8.3 61 UART1_RX
P8.3 61 UART1_RX
-
P8.4 62 -
P8.5 65 I2C1_SDA
P8.6 66 I2C1_SCL
P8.7 67 ANTENNA_GPIO
P9.0 68 -
P9.1 69 -
P9.2 70 UART0_TX
P9.3 71 UART0_RX
P9.4 72 WDI_EXT
P9.5 73 I2C2_SDA
P9.6 74 I2C2_SCL
P9.7 75 MR_WDOG
PJ.0 92 TP21
PJ.1 93 TP22
PJ.2 94 TP23
PJ.3 95 TP24
- 13 XT1IN
- 14 XT10UT
- 96 JTAG_TDO_TDI
- 91 JTAG_TCK

Table 4.3: Microcontroller pinout.

4.4 External Watchdog

Additionally to the internal watchdog timer of the microcontroller, to ensure a system reset in case of a software freeze, an external watchdog circuit is being used. For that, the TPS3823 IC from Texas Instruments was chosen. This IC is a voltage monitor with a

watchdog timer circuit.

This circuit works this way: if the WDI pin remains high or low longer than the timeout period, then reset is triggered. The timer clears when reset is asserted or when WDI sees a rising edge or a falling edge.

The watchdog timer task clears the TPS3823 timer by toggling the WDI pin at every 100 ms. If the WDI pin state stays unmodified for more than 1600 ms, the reset pin is cleared and the microcontroller is reseted.

This circuit can be seen in the Figure 4.9.




Figure 4.9: External watchdog timer circuit.

4.5 Non-Volatile Memory

The non-volatile memory is composed by a NOR flash memory with 1 Gb of capacity (or 128 MB). The used model is the Micron MT25QL01GBBB.

As can be seen in Figure 4.3, a SPI bus is used to communicate with this peripheral.

CHAPTER 5

Firmware

5.1 Tasks

A list of the firmware tasks can be seen in the Table 5.1.

Name	Priority	Initial delay [ms]	Period [ms]	Stack [bytes]
Startup (boot)	Highest	0	Aperiodic	500
Deployment hibernation	Highest	0	Aperiodic	TBD
Antenna deployment	Highest	0	Aperiodic	TBD
Watchdog reset	Lowest	0	100	128
Heartbeat	Lowest	0	500	128
Beacon	Medium	1000	60000	2000
Uplink	Low	1000	10000	500
EPS reading	Medium	5000	60000	TBD
EDC reading	High	5000	1000	TBD
Payload X reading	Medium	5000	5000	TBD
TTC writing	Medium	5000	10000	TBD
Radio periodoc reset	Medium	600000	600000	128
System reset	High	0	36000000	128
Read temperature	Medium	0	60000	128
CSP Server	Lowest	0	500	1024

Table 5.1: Firmware tasks.

All these tasks are better described below.

5.1.1 Startup (boot)

.

5.1.2 Deployment hibernation

.

5.1.3 Antenna deployment

.

5.1.4 Watchdog reset

This task resets the internal and external watchdog timer at every 100 ms. The internal watchdog has a maximum count time of 500 ms, and the external watchdog a maximum of 1600 ms (see chapter 4 for more information about the watchdog timers).

To prevent the system to not reset during an anomaly on some task (like an execution time longer than planned), this task has lowest possible priority: 0.

5.1.5 Heartbeat

The heartbeat task keeps blinking a LED ("System LED" in Figure ??) at a rate of 1 Hz during the execution of the system. Its purpose is to give a visual feedback of the execution of the scheduler. This is tasks does not have a specific purpose on the flight version of the module (the flight version of the PCB does not have LEDs).

5.1.6 Beacon

.

5.1.7 **Uplink**

.

5.1.8 EPS reading

.

5.1.9 EDC reading

•

5.1.10 Payload X reading

.

5.1.11 TTC writing

.

5.1.12 Radio periodic reset

.

5.1.13 System reset

This task resets the microcontroller by software at every 10 hours. This can be useful to cleanup possible wrong values in variables, repeat the antenna deployment routine (limited to n times), cleanup the RAM memory, etc.

5.1.14 Read temperature

This task reads the internal temperature of the microcontroller of the OBDH at every 60 seconds.

5.1.15 CSP Server

.

5.2 Telemetry

5.2.1 Beacon

The beacon packet is transmitted at every 1 minute and contains a basic telemetry data of the satellite. The content of this packet can be seen in Table 5.2.

Parameter	Content	Length [bytes]
Packet ID	10h	1
Satellite callsign	"0PY0EGU"	7
μC temperature	Raw μ C temperature	2
μC voltage	Raw μ C voltage	2
μC current	Raw μ C current	2
Last reset cause	Last reset cause ID	1
System time	System time in ticks	4
Radio temperature	Raw radio temperature	4
Last TC RSSI	Raw RSSI value	2???
Last received TC	Last received TC ID	1
Battery 1 voltage	Raw battery 1 voltage	2
Battery 2 voltage	Raw battery 2 voltage	2
Battery current	Raw battery current	2
Battery charge	Raw battery charge	2
Total	-	34

Table 5.2: Beacon packet.

5.2.2 EDC Information

5.2.3 EDC Samples

5.3 Telecommands

5.3.1 Enter hibernation

.

Parameter	Content	Len. [bytes]		
Packet ID	11h	1		
Satellite callsign	"0PY0EGU"	7		
	PTT Decoder			
Time tag	PTT signal receiving time	4		
Error code	Error code	1		
Carrier frequency	Carrier frequency	2		
Carrier Abs	Carrier amplitude at ADC interface output	2		
Message length	User message length in bytes	1		
User message	ARGOS-2 PTT-A2 user message	35		
	HK Info			
Current time	Current time since J2000 epoch	4		
Elapsed time	Elapsed time since last reset	4		
Current supply	System current supply in mA	2		
Voltage supply	System voltage supply in mV	2		
Temperature	EDC board temperature	1		
PLL sync bit	RF front end LO	1		
ADC RMS	RMS level at front-end output	2		
Num of RX PTT	Generated PTT packages since last initialization	1		
Max		1		
Memory error count		1		
System State				
Current time		4		
PTT available	Number of PTT Package available for reading	1		
PTT is paused	PTT decoder task status	1		
Sampler state	ADC sampler state	1		
Total	-	79		

Table 5.3: EDC information packet.

5.3.2 Leave hibernation

5.3.3 Activate beacon

.

5.3.4 Deactivate beacon

.

5.3.5 Activate EDC

.

18

Parameter	Content	Length [bytes]
Packet ID	12h	1
Satellite callsign	"0PY0EGU"	7
Time tag	Elapsed time since J2000 epoch	4
Packet counter	ADC sample packet number	1
I sample[n]	First ADC I-sample	2
Q sample[n]	First ADC Q-sample	2
		•••
I sample[n+102]	First ADC I-sample	2
Q sample[n+102]	First ADC Q-sample	2
Total	-	219

Table 5.4: EDC samples packet.

Name	Parameters	Access
Enter hibernation	Hibernation period in seconds	Private
Leave hibernation	None	Private
Activate beacon	None	Private
Deactivate beacon	None	Private
Activate downlink	None	Private
Deactivate downlink	None	Private
Activate EDC	None	Private
Deactivate EDC	None	Private
Get EDC info	None	Private
Activate Payload X	Experiment period in seconds	Private
Deactivate Payload X	None	Private
Set system time	Time value (epoch)	Private
Ping	None	Public
Message broadcast	ASCII message	Public
Request data	Data flags	Public

Table 5.5: System telecomamnds.

5.3.6 Deactivate EDC

.

5.3.7 Get EDC info

This telecommand request information from the EDC payload. When received, the OBDH transmits the housekeeping and state frames of the EDC module (28 bytes). This telecommand does not requires a key.

5.3.8 Activate Payload X

.

5.3.9 Deactivate Payload X

.

5.3.10 Set system time

.

5.3.11 Ping

.

5.3.12 Message broadcast

.

5.3.13 Request data

.

5.4 Operating System

FreeRTOS 10

5.5 Hardware Abstraction Layer (HAL)

DriverLib


5.6 File System

As file system, the Reliance Edge library is used [1] (version 2.4). Reliance Edge is a failsafe filesystem with an small footprint, targeting critical embedded systems with fewer resources. It works with a broad array of storage media including: eMMC, SD/MMC, NVRAM, USB mass storage and SATA (or PATA) disk.

5.7 Protocols

5.7.1 NGHam

NGHam [2], short for Next Generation Ham Radio, is a set of protocols for packet radio communication. Its usage is similar to the existing AX.25 protocol.



NGHam radio protocol – LA3JPA 2015

Figure 5.1: NGHam packet structure.

CHAPTER 6

Board Assembly

6.1 Development Model

.

6.2 Flight Model

.

6.3 Custom Configuration

٠

CHAPTER 7

Usage Instructions

7.1 Powering the Board

- 7.2 Log Messages
- 7.3 Daughterboards Installation

.



Figure 7.1: Firmware initialization on PuTTy.

Bibliography

- [1] Datalight. Reliance edge, 2020. Available at https://www.datalight.com/products/embedded-file-systems/reliance-edge-overview/.
- [2] Jon Petter Skagmo. Ngham protocol, 2014. Available at https://github.com/skagmo/ngham.