

## **Course Project**


Submitted to- DR. Mahindra sakare

Submitted by: Krishna Kumar(2022eeb1185)


➤ Objectives: Design of cascode amplifier and cascode current mirror in schematic and layout using LT Spice and Magic tools in 180 nm (supply 1.8 V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22 nm (supply 0.8 V) technology node to see the effect of lowering the technology node

### 180nm Technology


# ➤ Circuit Diagram:



Beta multiplier LtSpice




Cascode current mirror LtSpice



Cascode Amplifier Ltspice

#### **Calculations:**

- ➤ UnCox for NMOS = 350.8 uA/V2
- ightharpoonup UnC<sub>ox</sub> for PMOS = 71.2 uA/V<sup>2</sup>
- ➤ Vdd=1.8V
- ➤ A<sub>V</sub>=20V/V
- ➤ Power dissipation (PD) < 5 mW
- ➤ Load Capacitance=1pf
- ➤ Unity gain bandwidth>500khz



Page No. Date gm; = Uncox w (Vgs-Vm) tos wi For enring saluration region

Vas > Vgs - Vm > 0.4 > Vg - 0.5V Vg < 0.9 V so Vg = Vbiagy from Flg. we get [Vbiosy = 0.64] which salisfies inequally gm, = Uncoxw(Vgs-Vm) Puting all value we get w 5/2 10 = MNCOX W (VO)2 = 8.58MA for m2 Vds > Vgs - Vun 0.45> Vg-0.4-0.5, Ng < 1.3V Vg = Vbias 3

(18-14) Page No. Date / / we get vg = Vbias3 = 1.12 equaling for lycon w ( Vgs - Vus)2 we get w =5/2 for my Vs=1.8V, Vd=1.4V VSd > Vsg - IVm) for prings (See 1 0.4 > 1.8 - Vg - 0.5 V9 > 0,9V taking Vg = Vbias 1 = 1015 V we got w x 24 by equaling ED= 8.58.4A Vising (Page)






Fig: Voltage Swing





Fig: Frequency Response for 180nm


The practical and calculated values of Vbias differ because we used inequalities, and there are certain non-idealities in the circuit that have not been taken into account.

# 22nm Technology


### **Circuit:**



Beta multiplier LtSpice 22nm technology




Current Mirror LtSpice 22nm technology



Cascode LtSpice 22nm technology

#### **Calculations:**

- → Provided Data:
- ♦ UnCox for NMOS = 100 uA/V<sup>2</sup>
- ♦ UnCox for PMOS =  $50 \text{ uA/V}^2$
- ♦ VDD = 0.8 V
- ♦ AV = 20 V/V
- ♦ Power dissipation (PD) < 5 mW
- ◆ Load Capacitance (CL) = 1 pF
- ♦ Unity Gain Bandwidth(UGB) > 500 KHz.



Page No. Date box WT gm, = Uncox w ( Vgs-Vw) = 0.125×103 Vas > Vgs- Vun Por Sahradon Vg L 0.2-0+0.4 ( Vd -0.2V) Vg L 0.6V 211091 29 Id = Uncox we (Vgg-Vun)2 9m= Uncox w (Vgs-Vm) = 0.125mg V 6 24 = Va = 0.6 V 12 × 615 = 25/4 ₩ × 15 fd = 12.5MA For M2 D. 2 > Vg - 0.2 - 0.4 Vg ≤0.8 Jaking Visias 3 = 08

Page No.
Cd: Un Corne W (Vov)2
m sa
For My
Vs = 0.8 V Vd = 0.6 V
Vsd > Vgg -  Vm
Vg 7,0-2V
taking va = 0.2 V we get The x12
801 M3 10.6V V2 = 0.4V
Vsd > Vsg-1Vm) 0.2>0.6-Vg-0.4
Vg 70
falle Vg=0.1 12 mg
194 = 15274 A9.19 Seus




Fig: DC Swing






Fig: Frequency Response 22nm technology

The practical and calculated values of Vbias differ because we used inequalities, and there are certain non-idealities in the circuit that have not been taken into account.

## ➤ Layout in Magic for 180nm:

- → The magic layout was created based on the specified parameters, with each block in the layout representing a dimension of 90 nanometers.
- → Metal 1 was utilized for establishing connections and for providing Vdd and ground connections.
- → Polysilicon was used for forming the gate structure.
- → PD contact, ND contact, and polycontact were also incorporated in the design.
- → The Design Rule Check resulted in a zero violation.





In conclusion, we can affirm that the project successfully achieved the target gain for both 180nm and 22nm technology files while adhering to the specified constraints. This was accomplished in the context of a cascaded amplifier biased through a current mirror and simulated using LT Spice. The layout for the cascode amplifier was created in Magic in accordance with design rules and subsequently transferred to LT Spice for further analysis