bits		name		Big Endian Netw	ork Order
	3	primary op		An carries	
	2	dest Addr mode		Dn modulo size,	high no effect
	3	dest reg			
	1	secondary op	quicks and extra	Double(1)/Float(	0) Default is D
	2	size	L is default size		
	2	src Addr mode	5	0 equals 32	
	3	src reg	quick	branch signed from	om PC+1
Addr mode				size	
#00		An	Not CFR src	#00	.W
#01		(An)		#01	.L
#10		Dn	Not CFR src	#10	.Q
#11		Special		#11	.D/.F
Special					
#000		PC	Not float	Not CFR src	
#001		(PC+)/(-SP)	special write	For PCX subrout	line
#010		IP	Not float	Not CFR src	
#011		(IP+)/(-RP)	special write	For IPX threaded	d code
#100		SP	Not float	Not CFR src	
#101		(SP+)/(-SP)	140t Hout	NOT OF IT SIG	
#110		RP	Not float	Not CFR src	
#111		(RP+)/(-RP)	140t ilout	1401 01 14 010	
<i>H</i> 1 1 1		(14 - )/(14 )			
ops		D		F	
#000		MOV	No dest read	MVQ	quick src args
#001		ADD	140 dest read	ADQ	unsigned 5 bit
#010		MLL	Multiply lower	MLQ	for compact
#011		SUB	Waltiply lower	SBQ	code
#100		CFR (specials)	No dest read	BPL	quick branch
#101		AND	140 dest read	BMI	0 and -1 do sign
#110		ORR		BZE	of 16 bit
#111		XOR		BNZ	displacement
#111		λοιτ		DIVE	displacement
D/F ops (size)	)	D/F			
#000		FDV	Divide		
#001		FAD			
#010		FML			
#011		FSB			
#100		FBP	quick branch		
#101		FBM	0 and 1 do sign		
#110		FBD	of 16 bit	Branch denorma	l zero

#111	FBI	displacement	Branch infinity	
For efficient floats with own register set use vectors				

CFR src					
An	halves	Reg used as ter	tiary select operat	tion	
Dn	fulls				
PC	PCX	fast exchange			
IP	IPX	of registers			
SP	SPX	improves code			
RP	RPX	good stuff			
The src MUST	be an address for	CFR to be CFR			
halves An					
Blocks of 8	B,W,L = half				
#000	EXH	Exchange halve	S		
#001	SXL	Sign extend low			
#010	INU	Increase upper			
#011	DCU	Decrease upper			
#100	SLT	Shift left Q half			
#101	SRT	Shift right Q half			
#110	ADU	Add upper			
#111	SBU	Subtract upper			
fulls Dn					
Blocks of 8	W,L,Q				
#000	ABS	Absolute			
#001	SGN	Sign to 0 or -1			
#010	NOT	Not			
#011	CPL	Complement			
#100	WTO (group)	Write target ove	rride		
#101	LSB	least significant	bit (modulo 2)		
#110	ASR	Arith shift right			
#111	LSR	Logic shift right			
	W	L	Q		
WTO group	UCC	UCE	WTO		
WTO is set wr	ite target override f	or following instruc	tion for 3 operand	ds	
Only affects fo	llowing instruction	if at all			
When used wit	th MOV, MVQ, CFI	R but not specials	except WTO mak	es a reserved r	nop pair
These reserve	d nop pairs may be	e assigned other fu	ınction		
UCC is Unicod	le compress. W to	a L with logical or	joining for surroga	ate half	
UCE is Unicod	le expand. L to a V	/ with bit 27 set to	make hi surrogate	9	
UCC puts regis	ster order little end	for write while not	zero		
WTO a MOV o	,b becomes a = b/	c for example		DIV	

Similar with W	TO MVQ all done	unsigned		DVQ	
WTO branch b	pecomes condition	nal register load with	address (ove	rrides PC write)	
WTO then	W	L	Q		
CFR	GUA (P)	GSA (H)	GHA (I)	Get translate	d address
WTO	CSM	Checksum check	k CSM keyexp	ect,delta	
CSM is an exe	ecution checksum	calculated and acte	d upon		
The keyexpec	t can be put south	n of the checked cod	e nesting inclu	ude of check ok ro	outine
As can be CP	U ID specific can	make code for CPU	dependent on	CPU	
Check sum ga	runtee of executi	on and delta of last a	as initial post (	CSM	
A checksum w	atchdog might be	e useful			
GUA, GSA an	d GHA day opera	and is effective privs			
WTO	PC	IP	RP	SP	
Reset	RSU	RSS (P)	RSH (H)	RSI (I)	
Any privilege v	violation becomes	nop no exception			

D (dst\src)	PC	IP	SP	RP	
PC	BRK	ENU	Reserved extens		
IP .	TRP	ENS (P)	8 * 8 = 64		
SP	HPR (P)	ENH (H)			
RP	CIV (H)	ENI (I)			
F	PC	IP	SP	RP	
PC	COM (0 to 31)	DEU	Reserved vector		
IP .	compressed	DES (P)	8 * 8 = 64	promy operator	
SP	pair	DEH (H)			
RP	extensions	DEI (I)			
	GARGING IS	] = =: (:)			
register D	PC	IP	SP	RP	
is src	. 0		ant) not branches		
is dest	@BRK	@TRP (P)	@HVR (H)	@CIV (I)	Set d64
register F	PC	IP	SP	RP	OCI GOT
is src			ant) not branches		
is dest		•	COM		Set d32
13 4631			JOIN		OCT GOZ
HPR is hypervise	or tran				
	de breakpoint trap				
	terrupt vector (inte		ı ılt\		
	e enable disable d		uit)		
DEX and ENX an		iii vectors			
COM instruction	naire last can be	tail reguraisse			
	pairs last can be	laii recursive			
COM first can no		0)			
	COM n COM m d1	· · · · · · · · · · · · · · · · · · ·	e space		
<u> </u>	t use PC, IP, SP, I	RP as src			
WTO makes all t					
Only 32 float/dol	uble constants like	: pi			

(@COM n (COM	/I m d16)) spare c	pcode space		
#nnn11nn0 011s	ssss opcode form	points to		
#mmm11mm0 0	11000			
#dddddddd dddd	ldddd			
Difficult to use di	rectly			
Only first of pair,	branches delay s	econd as delay slo	ot.	
Second after bra	nch may or may n	ot speculative exe	ecute and commit	
Allow setting up	and special COM	?		
#mmm11mm0 0	11000			
#dddddddd dddd	ldddd	is the instruction	replaced by profil	e COM
mmm	profile counter nu	umber to increase		
mm	recall to register	except PC		
If register is PC j	ust increment prof	file counter		
Any immediates	are ordered in the	main instruction	stream	
(BRK/TRP/HPR	/CIV m d16) spare	e opcode space		
#mmm11mm0 1	11000			
#dddddddd dddd	ddddd			
Except when mn	n is PC nnn is regi	ster special below	1	
#mmm				
#000	Processor serial	number		
#001	Clock counter for	cycles since pow	er on (timing)	
#010	Clocks stalled sir	nce on for efficiend	cy measure	
#011	Clock with boost	cycles since on		
#100	Branch miss cou	nt since on		
#101	Branch hit count	since on		
#110	Data cache miss	since on		
#111	Instruction cache	miss since on		
When nn is PC o	clear profile registe	er nnn		
The register spe	cials are only clea	red via power cyc	le	

src,dst	PC,PC	PC,other	other,PC	PC	
MLL		RP	ONG		
MLQ	VVI		RDP	RDP as left	
halves			CLR	CLR as left	An
fulls			CLR	CLR as left	Dn
BPL			CLK	_	
BMI				BIU (group) BIS (group)	
BZE				BIH (group)	
BNZ					
AND	CLS (D group)	CUD (D)	SUD (D)	BII (group)	
ORR	CLS (P group)	GUP (P)	SUP (P)		
	CLH (H group)	GSP (H)	SSP (H)		
XOR	CLI (I group)	GHP (I)	SHP (I)		
W	L	Q			
CLS	VEU	VDU			
CLH	VES	VDS			
CLI	VEH	VDH			
Clear mode	Virtual enable	Virtual disable			
W	L	Q			
BIU	BNU	BGU	Branch greater	than user	
BIS	BNS	BLS	Branch less tha		
BIH	BNH	BGS		than supervisor	
BII	BNI	BLH	Branch less tha		
Branch is state	Branch not state	BEIT	Branon 1000 the	in riypervicer	
Dianori le ciale	Branon not state				
WRP is write pre	efix WRP d16 as n	op unless used fo	or d16 needing xt	tra write location	
	unless used for d				
WTO RDP d16 i	s valid if d16 has a	alternate write tar	get		
	p as WTO will be o				
	for dense modulo			zero based	
	ister using read de				
	t and drop from pi				
	rvisor paging and		•		
	et user an supervi	•			
	s get the page tab				
	inter do short form	•	<u>'</u>		

There are man	y other nops. M	lainly on src,dest	choices		
DVQ #1,anydiv	idand,anyquotier	nt? MLQ #1,any?			
Last mnemonic	operand of 3 is	WTO operand			
Excluding the a	bove 2 all param	eterized nops are	not reserved		
They remain as	power crypto di	fferential nop tools	and could assis	st automated cod	ing
DVQ #1	SRT	Square root			
MLQ #1	STB	Set bit number	rest zero modu	lo size	
This completes	the integer arith	metic operations			
The reads can	be parallel, see p	pipeline below			
Pipeline					
Fetch/Decode	Read Src+	Read Dst+	Execute-	Write Dst Co	ommit
	WTO				nop
INS					nop
		WTO			nop
	INS				R2S+ (nop?)
			WTO		X1-
		INS			R2D+
				WTO	W1 (pass back)
			INS		X2- (pos. void)
					nop
				INS	W2 (commit)
INS is R2S+ R2	2D+ (-W1 or -W2	2)			
PC,IP,SP and F	RP speculate val	ue for commit			
Write overrides	+ or -				
Red box potent	ial sum zero pre	post			

WTO on PC in	t ops			
src,dst	PC,PC,wto	PC,other,wto	other,PC,wto	PC,wto
MLL			MLH	
halves				CLR as left
fulls				CLR as left
AND	CLS (P group)	ABQ (group)		
ORR	CLH (H group)	OBQ (group)		
XOR	CLI (I group)	XBQ (group)		
WTO on D/F o	ps with PC,IP,RP,	SP		
D (dst\src)	PC	IP	SP	RP
PC,wto	Reserved extens	sion opcodes		
IP,wto	8 * 16 = 128			
SP,wto	32 bit nop			
RP,wto				
F	PC	IP	SP	RP
PC,wto	Reserved extens	sion opcodes		
IP,wto	8 * 16 = 128			
SP,wto	32 bit nop			
RP,wto				
register D	PC	IP	SP	RP
is src		FCN (float cons	tant) not branches	
is dest	@BRK	@TRP (P)	@HVR (H)	@CIV (I)
register F	PC	IP	SP	RP
is src		FCN (float cons	tant) not branches	
is dest		@(	СОМ	
w	L	Q	Notes	
	ABQ		Bit quick logical	
(	OBQ		Bit quick logical	
	KBQ		Bit quick logical	
MLH is multiply	high			