VLSI Project Report

Name: Kripi Singla Roll No.:2022102063

The project required ALU Design that can perform a 4-Bit addition, subtraction, comparison, ANDing.


The complete Design Process was accomplished using Verilog,NGSpice and MAGIC.

The Spice files were used to calculate the maximum delay possible in the circuit using a python script.

The Pre-Layout Process required implementing the ALU in Verilog and NGSpice.

The Post-Layout Process required us to implement the whole circuit in MAGIC and compare our results.

Block Diagram:-




Decoder:-

Here ALU block acts as router to out computational circuit. The operations that needed to be done by ALU is as follows

S1 S0 operation


- $0 \quad 0 \quad Add$
- 0 1 Subtract
- 1 0 Compare
- 1 1 And

To establish this, we can use a 2-4 decoder.



Enable Block:

This is made-up of 8 AND gates whose main purpose is send our values A3A2A1A1, B3B2B1B0 to their respective block if enable is 1 else 0.




Adder/Subtractor:

Here instead of making a separate Adder and Subtractor we can use a single block which can both act as adder and subtractor. So here we can tie out C0/M wite to S0 directly which would give us an ADDER if input is 00 and a SUBTRACTOR if out input is 01.

Adder operation is A3A2A1A1+ B3B2B1B0


Subtractor operation is A3A2A1A1- B3B2B1B0

4 bit adder-subtractor:




Comparator:

This block would compare our 4-Bit number and give result whether A3A2A1A1 is greater than or less than or equal to B3B2B1B0.




AND Block:

This block Performs AND operation on A3&B3; A0&B0; A1&B1; A0&B0.




Combining all these blocks would give us our ALU.

The final design included would be as follows;





MAGIC:-


Final ALU Design:-




NGSpice:-













Verilog:-









Some of the problems faced during the course of the project were getting familiarised with the new technology that is Verilog, NGSpice and MAGIC.

Verilog required us to check for every block using the testbench module, which at first was a little hard to write. In NGSpice, there were multiple nodes to be dealt with, which sometimes caused problems.

Doing MAGIC was a time consuming process and a little cumbersome.

There were problems with overlaps and metal contacts which had to be fixed. Also some warnings were introduced which had to be removed too.

Delay Analysis:-

Comparator:-

```
output1.txt
    tpd
                        = 8.32121e-10 input = a0 output = out0
                        = 1.22075e-09 input = a0 output = out1
    tpd
    tpd
                        = failed input = a0 output = out2
                        = 8.32121e-10 input = a1 output = out0
    tpd
                        = 1.22075e-09 input = a1 output = out1
    tpd
                        = failed input = a1 output = out2
    tpd
                        = 8.32121e-10 input = a2 output = out0
    tpd
                        = 1.22075e-09 input = a2 output = out1
    tpd
                        = failed input = a2 output = out2
    tpd
0
                        = 8.32121e-10 input = a3 output = out0
    tpd
                        = 1.22075e-09 input = a3 output = out1
    tpd
                        = failed input = a3 output = out2
    tpd
                        = failed input = b0 output = out0
    tpd
    tpd
                        = 1.35770e-09 input = b0 output = out1
                        = 8.03218e-10 input = b0 output = out2
    tpd
                        = failed input = b1 output = out0
    tpd
                        = 1.35770e-09 input = b1 output = out1
    tpd
8.
                        = 8.03218e-10 input = b1 output = out2
    tpd
                        = failed input = b2 output = out0
    tpd
                        = 1.35770e-09 input = b2 output = out1
    tpd
                        = 8.03218e-10 input = b2 output = out2
    tpd
                        = failed input = b3 output = out0
    tpd
                        = 1.35770e-09 input = b3 output = out1
    tpd
                        = 8.03218e-10 input = b3 output = out2
    tpd
```

Since I am running the delay part on WSL for complete ALU Design, it takes a lot of time to compute the complete number of delays.

Subtractor:-

```
tpd
                         = 1.07943e-09 input = a0 output = s0 sub
                         = 1.02343e-09 input = a0 output = s1 sub
     tpd
                         = 1.03037e-09 input = a0 output = s2 sub
     tpd
                         = 1.08245e-09 input = a0 output = s3 sub
     tpd
     tpd
                         = 1.07943e-09 input = a1 output = s0 sub
                         = 1.02343e-09 input = a1 output = s1 sub
     tpd
                           1.03037e-09 input = a1 output = s2_sub
     tpd
     tpd
                         = 1.08245e-09 input = a1 output = s3 sub
     tpd
                           1.07943e-09 input = a2 output = s0_sub
                         = 1.02343e-09 input = a2 output = s1 sub
     tpd
11
     tpd
                         = 1.03037e-09 input = a2 output = s2_sub
12
                         = 1.08245e-09 input = a2 output = s3 sub
     tpd
13
                         = 1.07943e-09 input = a3 output = s0_sub
     tpd
14
                         = 1.02343e-09 input = a3 output = s1 sub
     tpd
15
                         = 1.03037e-09 input = a3 output = s2 sub
     tpd
16
                           1.08245e-09 input = a3 output = s3 sub
     tpd
17
                         = 1.48440e-09 input = b0 output = s0_sub
     tpd
18
     tpd
                         = 1.49332e-09 input = b0 output = s1 sub
19
                         = -8.27840e-09 input = b0 output = s2 sub
     tpd
20
                         = -7.97400e-09 input = b0 output = s3 sub
     tpd
21
     tpd
                         = 1.48440e-09 input = b1 output = s0_sub
22
```

AND Block:-

```
output3.txt
                           5.03069e-10 input = a0 output = out0
   tpd
   tpd
                           5.06214e-10 input = a0 output = out1
                           5.15741e-10 input = a0 output = out2
   tpd
                           4.97265e-10 input = a0 output = out3
   tpd
                        =
   tpd
                           5.03069e-10 input = a1 output = out0
                        =
                           5.06214e-10 input = a1 output = out1
   tpd
                           5.15741e-10 input = a1 output = out2
   tpd
                        =
                        = 4.97265e-10 input = a1 output = out3
   tpd
                        = 5.03069e-10 input = a2 output = out0
   tpd
                        = 5.15741e-10 input = a1 output = out2
   tpd
```

ADDER:-

```
= 1.19317e-09 input = a0 output = s0_add
     tpd
     tpd
                         = 1.22218e-09 input = a0 output = s1 add
                         = 1.20548e-09 input = a0 output = s2_add
     tpd
                         = 1.20397e-09 input = a0 output = s3 add
     tpd
                         = 1.19317e-09 input = a1 output = s0_add
     tpd
     tpd
                         = 1.22218e-09 input = a1 output = s1 add
                         = 1.20548e-09 input = a1 output = s2 add
     tpd
                         = 1.20397e-09 input = a1 output = s3_add
     tpd
                         = 1.19317e-09 input = a2 output = s0_add
     tpd
10
                         = 1.22218e-09 input = a2 output = s1_add
     tpd
11
                         = 1.20548e-09 input = a2 output = s2_add
     tpd
12
                         = 1.20397e-09 input = a2 output = s3_add
     tpd
13
                         = 1.19317e-09 input = a3 output = s0_add
     tpd
14
                         = 1.22218e-09 input = a3 output = s1 add
    tpd
15
                         = 1.20548e-09 input = a3 output = s2_add
    tpd
16
                         = 1.20397e-09 input = a3 output = s3_add
     tpd
17
                         = 1.64660e-09 input = b0 output = s0 add
    tpd
18
     tpd
                         = 1.78520e-09 input = b0 output = s1_add
19
                         = 1.65451e-09 input = b0 output = s2_add
     tpd
20
                         = 1.60561e-09 input = b0 output = s3 add
    tpd
21
                         = 1.64660e-09 input = b1 output = s0_add
    tpd
22
    tpd
                         = 1.78520e-09 input = b1 output = s1_add
23
     tpd
                         = 1.65451e-09 input = b1 output = s2_add
24
     tpd
                         = 1.60561e-09 input = b1 output = s3_add
```

Maximum Delay till now is observed in the adder circuit.

Critical path:Input b0 to output s1_add