BASIC COMPUTER ORGANIZATION AND DESIGN

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt

INTRODUCTION

- Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc)
- Modern processor is a very complex device
- It contains
 - Many registers
 - Multiple arithmetic units, for both integer and floating point calculations
 - The ability to pipeline several consecutive instructions to speed execution
 - Etc.
- However, to understand how processors work, we will start with a simplified processor model
- We will use this to introduce processor organization and the relationship of the RTL model to the higher level computer processor

INSTRUCTIONS

- Program
 - A sequence of (machine) instructions
- (Machine) Instruction
 - A group of bits that tell the computer to perform a specific operation (a sequence of micro-operation)
- The instructions of a program, along with any needed data are stored in memory
- The CPU reads the next instruction from memory
- It is placed in an Instruction Register (IR)
- Control circuitry in control unit then translates the instruction into the sequence of microoperations necessary to implement it

INSTRUCTION FORMAT


- A computer instruction is often divided into two parts
 - An opcode (Operation Code) that specifies the operation for that instruction
 - An address that specifies the registers and/or locations in memory to use for that operation
- In the Basic Computer, since the memory contains 4096 (= 2¹²) words, we needs 12 bit to specify which memory address this instruction will use
- In the Basic Computer, bit 15 of the instruction specifies the addressing mode (0: direct addressing, 1: indirect addressing)
- Since the memory words, and hence the instructions, are
 16 bits long, that leaves 3 bits for the instruction's opcode

Instruction Format

<u>15 14 12 </u>	11 0
I Opcode	Address
*	
Addressing mode	

ADDRESSING MODES

- The address field of an instruction can represent either
 - Direct address: the address in memory of the data to use (the address of the operand), or
 - Indirect address: the address in memory of the address in memory of the data to use



- Effective Address (EA)
 - The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction

PROCESSOR REGISTERS

- A processor has many registers to hold instructions, addresses, data, etc
- The processor has a register, the Program Counter (PC) that holds the memory address of the next instruction to get
 - Since the memory in the Basic Computer only has 4096 locations, the PC only needs 12 bits
- In a direct or indirect addressing, the processor needs to keep track of what locations in memory it is addressing: The Address Register (AR) is used for this
 - The AR is a 12 bit register in the Basic Computer
- When an operand is found, using either direct or indirect addressing, it is placed in the *Data Register* (DR). The processor then uses this value as data for its operation
- The Basic Computer has a single general purpose register the Accumulator (AC)

PROCESSOR REGISTERS

- The significance of a general purpose register is that it can be referred to in instructions
 - e.g. load AC with the contents of a specific memory location; store the contents of AC into a specified memory location
- Often a processor will need a scratch register to store intermediate results or other temporary data; in the Basic Computer this is the *Temporary Register* (TR)
- The Basic Computer uses a very simple model of input/output (I/O) operations
 - Input devices are considered to send 8 bits of character data to the processor
 - The processor can send 8 bits of character data to output devices
- The Input Register (INPR) holds an 8 bit character gotten from an input device
- The Output Register (OUTR) holds an 8 bit character to be send to an output device

COMMON BUS SYSTEM

- The registers in the Basic Computer are connected using a bus
- This gives a savings in circuitry over complete connections between registers

COMMON BUS SYSTEM

 Three control lines, S₂, S₁, and S₀ control which register the bus selects as its input

S ₂ S	S ₁ S ₀	Register
0	0 0	X
0	0 1	AR
0	1 0	PC
0	1 1	DR
1	0 0	AC
1	0 1	IR
1	1 0	TR
1	1 1	Memory

- Either one of the registers will have its load signal activated, or the memory will have its read signal activated
 - Will determine where the data from the bus gets loaded
- The 12-bit registers, AR and PC, have 0's loaded onto the bus in the high order 4 bit positions
- When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus

BASIC COMPUTER INSTRUCTIONS

Basic Computer Instruction Format

Register-Reference Instructions (OP-code =
$$111$$
, $I = 0$)

15			12	11	0
0	1	1	1	Register operation	

Input-Output Instructions

$$(OP-code = 111, I = 1)$$

15			12 ′	11 0
1	1	1	1	I/O operation

BASIC COMPUTER INSTRUCTIONS

	Hex Code					
Symbol	I = 0	<i>I</i> = 1	Description			
AND	0xxx 8xxx		AND memory word to AC			
ADD	1xxx 9xxx		Add memory word to AC			
LDA	2xxx	Axxx	Load AC from memory			
STA	3xxx	Bxxx	Store content of AC into memory			
BUN	4xxx	Cxxx	Branch unconditionally			
BSA	5xxx	Dxxx	Branch and save return address			
ISZ	6xxx Exxx		Increment and skip if zero			
CLA	78	00	Clear AC			
CLE	74	00	Clear E			
CMA	7200		Complement AC			
CME	7100		Complement E			
CIR	7080		Circulate right AC and E			
CIL	7040		Circulate left AC and E			
INC	7020		Increment AC			
SPA	70	10	Skip next instr. if AC is positive			
SNA	70	08	Skip next instr. if AC is negative			
SZA	70	04	Skip next instr. if AC is zero			
SZE	70	-	Skip next instr. if E is zero			
HLT	70	01	Halt computer			
INP	F8	00	Input character to AC			
OUT	F400		Output character from AC			
SKI	F2	00	Skip on input flag			
SKO	F1	00	Skip on output flag			
ION	F0	80	Interrupt on			
IOF	F0	40	Interrupt off			

INSTRUCTION SET COMPLETENESS

14

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

Instruction Types

Functional Instructions

- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA

Transfer Instructions

- Data transfers between the main memory and the processor registers
- LDA, STA

Control Instructions


- Program sequencing and control
- BUN, BSA, ISZ

Input/Output Instructions

- Input and output
- INP, OUT

TIMING AND CONTROL

Control unit of Basic Computer



INSTRUCTION CYCLE


- In Basic Computer, a machine instruction is executed in the following cycle:
 - 1. Fetch an instruction from memory
 - 2. Decode the instruction
 - 3. Read the effective address from memory if the instruction has an indirect address
 - 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- Note: Every different processor has its own (different) instruction cycle

FETCH and DECODE


Fetch and Decode

T0: AR \leftarrow PC (S₀S₁S₂=010, T0=1)

T1: $IR \leftarrow M$ [AR], $PC \leftarrow PC + 1$ (S0S1S2=111, T1=1) T2: D0, . . . , D7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), $I \leftarrow$ IR(15)



DETERMINE THE TYPE OF INSTRUCTION



D'7IT3: $AR \leftarrow M[AR]$

D'7l'T3: Nothing

D7l'T3: Execute a register-reference instr.

D7IT3: Execute an input-output instr.

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$, I = 0
- Register Ref. Instr. is specified in b₀ ~ b₁₁ of IR
- Execution starts with timing signal T₃

$$r = D_7 I'T_3$$
 => Register Reference Instruction $B_i = IR(i)$, $i=0,1,2,...,11$

	r:	SC ← 0
CLA	rB₁₁:	$AC \leftarrow 0$
CLE	rB ₁₀ :	E ← 0
CMA	rB _o :	AC ← AC'
CME	rB _s :	E ← E'
CIR	rB_7° :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB ₆ :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB ₅ :	$AC \leftarrow AC + 1$
SPA	rB₄:	if (AC(15) = 0) then (PC ← PC+1)
SNA	rB ₃ :	if (AC(15) = 1) then (PC ← PC+1)
SZA	rB_2 :	if (AC = 0) then (PC ← PC+1)
SZE	rB₁:	if (E = 0) then (PC ← PC+1)
HLT	rB ₀ :	S ← 0 (S is a start-stop flip-flop)

MEMORY REFERENCE INSTRUCTIONS

_			
	Symbol	Operation Decoder	Symbolic Description
	AND	D_0	$AC \leftarrow AC \land M[AR]$
	ADD	D_1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
	LDA	D_2	AC ← M[AR]
	STA	D_3	M[AR] ← AC
	BUN	D_4	PC ← AR
	BSA	D_{5}^{T}	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
	ISZ	D_6	M[AR] ← M[AR] + 1, if M[AR] + 1 = 0 then PC ← PC+1

- The effective address of the instruction is in AR and was placed there during timing signal T_2 when I = 0, or during timing signal T_3 when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T₄

AND to AC

 D_0T_4 : DR \leftarrow M[AR] Read operand

 D_0T_5 : AC \leftarrow AC \land DR, SC \leftarrow 0 AND with AC

ADD to AC

 D_1T_4 : DR \leftarrow M[AR] Read operand

 D_1T_5 : AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0 Add to AC and store carry in E

MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

 D_2T_4 : DR \leftarrow M[AR]

 D_2T_5 : AC \leftarrow DR, SC \leftarrow 0

STA: Store AC


 D_3T_4 : M[AR] \leftarrow AC, SC \leftarrow 0

BUN: Branch Unconditionally

 D_4T_4 : PC \leftarrow AR, SC \leftarrow 0

BSA: Branch and Save Return Address

 $M[AR] \leftarrow PC, PC \leftarrow AR + 1$



MEMORY REFERENCE INSTRUCTIONS

22

BSA:

 D_5T_4 : M[AR] \leftarrow PC, AR \leftarrow AR + 1

 D_5T_5 : PC \leftarrow AR, SC \leftarrow 0


ISZ: Increment and Skip-if-Zero

 D_6T_4 : DR \leftarrow M[AR]

 D_6T_5 : DR \leftarrow DR + 1

 D_6T_4 : M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0

FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS



FGO

FGI

Computer

flip-flops

registers and

OUTR

Input-output terminal

Printer

INPUT-OUTPUT AND INTERRUPT

Serial

communication

interface

Receiver

interface


A Terminal with a keyboard and a Printer

Input-Output Configuration

AC Transmitter **INPR Keyboard** interface INPR Input register - 8 bits Serial Communications Path **OUTR** Output register - 8 bits **FGI** Input flag - 1 bit Parallel Communications Path **FGO** Output flag - 1 bit IEN Interrupt enable - 1 bit

- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to synchronize the timing difference between I/O device and the computer

PROGRAM CONTROLLED DATA TRANSFER



INPUT-OUTPUT INSTRUCTIONS

$$D_7IT_3 = p$$

IR(i) = B_i, i = 6, ..., 11

INID	p:	$SC \leftarrow 0$	Clear SC
INP		$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input char. to AC
OUT	pB ₁₀ :	OUTR \leftarrow AC(0-7), FGO \leftarrow 0	Output char. from AC
SKI	pB ₉ :	if(FGI = 1) then (PC \leftarrow PC + 1)	Skip on input flag
SKO	pB ₈ :	if(FGO = 1) then (PC \leftarrow PC + 1)	Skip on output flag
ION	pB_7 :	IEN ← 1	Interrupt enable on
IOF	pB ₆ :	IEN ← 0	Interrupt enable off

COMPLETE COMPUTER DESCRIPTION Microoperations


Fetch	R'T ₀ :	AR ← PC
	R′T₁̈́:	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$R'T_2'$:	D0,, D7 ← Decode IR(12 ~ 14),
	2	$AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)$
Indirect	$D_7'IT_3$:	$AR \leftarrow M[AR]$
Interrupt	- 7 3-	
•	IEN)(FGI + FGO):	R ← 1
-0 -1 -2 (RT_0 :	$AR \leftarrow 0$, $TR \leftarrow PC$
	RT₁:	M[AR] ← TR, PC ← 0
	RT ₂ :	$PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$
Memory-Refe	_	1 0 ~ 1 0 + 1, 121 ~ 0, 11 ~ 0, 00 ~ 0
AND	D ₀ T₄:	DR ← M[AR]
AND	<u> </u>	$AC \leftarrow AC \land DR, SC \leftarrow 0$
ADD	D_0T_5 :	· ·
ADD	D_1T_4 :	$DR \leftarrow M[AR]$
LDA	D ₁ T ₅ :	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	D_2T_4 :	DR ← M[AR]
0.74	D_2T_5 :	$AC \leftarrow DR, SC \leftarrow 0$
STA	D_3T_4 :	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	D_4T_4 :	$PC \leftarrow AR, SC \leftarrow 0$
BSA	D_5T_4 :	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
_	$D_{5}T_{5}$:	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	D_6T_4 :	$DR \leftarrow M[AR]$
	D_6T_5 :	DR ← DR + 1
	D_6T_6 :	$M[AR] \leftarrow DR$, if(DR=0) then (PC \leftarrow PC + 1),
	• •	SC ← 0

COMPLETE COMPUTER DESCRIPTION

Microoperations

```
Register-Reference
                         D_7I'T_3 = r
                                            (Common to all register-reference instr)
                         IR(i) = B_i
                                            (i = 0,1,2,...,11)
                                            SC \leftarrow 0
                          r:
   CLA
                          rB<sub>11</sub>:
                                            AC \leftarrow 0
   CLE
                          rB<sub>10</sub>:
                                            E \leftarrow 0
                                       AC \leftarrow AC'
                          rB<sub>9</sub>:
   CMA
                          rB<sub>8</sub>:
   CME
                                            E ← E′
   CIR
                          rB<sub>7</sub>:
                                            AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)
   CIL
                                            AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)
                          rB<sub>6</sub>:
   INC
                          rB<sub>5</sub>:
                                            AC ← AC + 1
   SPA
                          rB₄:
                                            If (AC(15) = 0) then (PC \leftarrow PC + 1)
   SNA
                                            If(AC(15) = 1) then (PC \leftarrow PC + 1)
                          rB<sub>3</sub>:
   SZA
                                            If (AC = 0) then (PC \leftarrow PC + 1)
                          rB<sub>2</sub>:
   SZE
                                            If(E=0) then (PC \leftarrow PC + 1)
                          rB₁:
   HLT
                                            S ← 0
                          rB₀:
Input-Output
                        D_7IT_3 = p
                                            (Common to all input-output instructions)
                         IR(i) = B_i
                                            (i = 6,7,8,9,10,11)
                                            SC ← 0
                          p:
   INP
                          pB<sub>11</sub>:
                                            AC(0-7) \leftarrow INPR, FGI \leftarrow 0
                          pB<sub>10</sub>:
   OUT
                                            OUTR \leftarrow AC(0-7), FGO \leftarrow 0
                                            If(FGI=1) then (PC \leftarrow PC + 1)
   SKI
                          pB<sub>9</sub>:
                                            If (FGO=1) then (PC \leftarrow PC + 1)
   SKO
                          pB<sub>8</sub>:
   ION
                                            IEN ← 1
                          pB_7:
   IOF
                          pB<sub>6</sub>:
                                            IEN ← 0
```

CONTROL OF COMMON BUS



x 1	x2	х3	х4	х5	х6	x7	S2	S 1	S0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

For AR

