



AgriASIC digital power budget | 1.8 V

Central assumption at 160 MHz



Same firmware sweep, scaled clock



RTL activity + generic synthesis + assumed capacitances. Excludes memory macros, leakage and pads.
160 MHz is a target, not timing-verified. Range is a sensitivity study, not a confidence interval.