UVM Testbench Hierarchy Overview

Verification Strategy:

Functional Verification of Asynchronous FIFO is a tedious task as two different clock domains are involved namely the write clock and the read clock. The primary objective of this milestone is creating a UVM based Test environment. The verification plan aims to thoroughly validate the asynchronous data transfer, storage, and retrieval processes within the FIFO, while also confirming the correct handling of potential corner cases and error scenarios.

Testbench Architecture; Component used (list and describe Drivers, Monitors, scoreboards, checkers etc.)




Figure: Testbench components and flow

Testbench architecture used will include:

- Testbench Top
 - Highest level of the testbench Hierarchy
 - o Contains Environment instantiation and configuration
 - o instantiates the DUT and the test sequence
- Environment
 - Contains the agents and components for driving stimulus and checking DUT responses
 - Instantiates the agents
- Agents (write and read)

- o Responsible for interfacing with DUT interface
- o Contains components to drive stimulus and collect responses
 - Agent Sequencer
 - Generates sequence of transactions
 - Agent Driver
 - Drives the stimulus to the DUT
 - Agent Monitor
 - Monitors signals on the interface of the DUT
 - Collects data for analysis and scoreboard
- Scoreboard
 - o Compares expected results with actual results from DUT
 - o Raises error flags on data mismatch
- Sequences
 - Contains sequence of transactions that represent specific test scenarios
 - o Sequence Item represents a single traction (Data packet)
 - Contains information for driving and checking
 - Each test contains separate sequence

Implementation

- Expected Data Flow
 - o TB Top Initiates test sequence
 - o Environment instantiates and configures the agent
 - o Agent
 - Generates sequences
 - Drives transactions to the DUT interface
 - Monitors the DUT behavior (outputs)
 - Scoreboard compares input/outputs and flags discrepancies
- Agents used
 - Write Data Agent
 - o Read Data Agent

Test Scenarios:

TEST CASES	DESCRIPTIONS
FIFO Reset	Reset task in driver class checks the reset
	condition to see if the FIFO has arrived to a known
	state.
FIFO Full	Drive the FIFO to completely fill the depth and
	check if the full flag is triggered or not.
FIFO Empty	Check to see if the empty flag is triggered when
	there is no data being driven to the FIFO and check
	if the empty flag is triggered when whole of the
	FIFO is being read.

Transcript:

```
(Specify +UVM NO RELNOTES to turn off this notice)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa_UVM] QUESTA UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa_UVM] questa_uvm::init(+struct)
  UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
  UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
   _____
  Name
                                                                                                       Size Value
                                    fifo_test
fifo_env
                                                                                                                     @471
  uvm test top
             fifo_env

agnt read_agent
rd_drv read_driver
rsp_port uvm_analysis_port
seq_item_port uvm_seq_item_pull_port
rd_mon read_monitor
rd_monitor_port uvm_analysis_port
rd_seqr read_sequencer
rsp_export uvm_analysis_export
seq_item_export uvm_seq_item_pull_imp
arbitration_queue array
lock_queue array
     env
                                                                                                                     @478
        rd agnt
                                                                                                                     8492
            rd drv
                                                                                                                     @507
                                                                                                                     8522
                                                                                                                     0514
            rd mon
                                                                                                                     @639
                                                                                                                     0647
            rd segr
                                                                                                                     @530
                                                                                                                     0537
                                                                                                                   @631
              lock_queue array
num_last_regs integral
num_last_rsps integral
fifo_scoreboard
                                                                                                                     141
                                                                                                          32
                                                                                                        32
                                                                                                                     'd1
         scb
                                                                                                                     @499
            scoreboard_read_port uvm_analysis_imp_rd_monitor_port -
scoreboard_write_port uvm_analysis_imp_monitor_port -
                                                                                                                     8669
              agorepoard_write_port uvm_analysis_imp_monitor_port
agnt write_agent
wr_drv write_driver
rsp_port uvm_analysis_port
seq_item_port uvm_seq_item_pull_port
wr_mon write_monitor
monitor_port uvm_analysis_port
wr_seqr write_sequencer
rsp_export uvm_analysis_export
seq_item_export uvm_seq_item_pull_imp
arbitration_queue array
lock_queue array
                                                                                                                     @661
         wr agnt
                                                                                                                     0485
            wr_drv
                                                                                                                     0678
                                                                                                                     8693
                                                                                                                     0685
            wr mon
                                                                                                                     @810
                                                                                                                     0818
            wr segr
                                                                                                                     @701
                                                                                                                     8708
                                                                                                                   0802

        lock_queue
        array
        0 -

        num_last_reqs
        integral
        32 'd1

        num_last_rsps
        integral
        32 'd1
```

```
# UVM_INFO uvm_scoreboard.sv(69) @ 770: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 7 --- DUT Read Data: 7
# UVM_INFO uvm_scoreboard.sv(69) @ 980: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 16 --- DUT Read Data: 16
# UVM_INFO uvm_scoreboard.sv(69) @ 1050: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 17 --- DUT Read Data: 17
# UVM_INFO uvm_scoreboard.sv(69) @ 1120: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 28 --- DUT Read Data: 28
# UVM_INFO uvm_scoreboard.sv(69) @ 1190: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 58 --- DUT Read Data: 58
# UVM_INFO uvm_scoreboard.sv(69) @ 1260: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 4c --- DUT Read Data: 4c
# UVM_INFO uvm_scoreboard.sv(69) @ 1330: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 31 --- DUT Read Data: 31
# UVM_INFO uvm_scoreboard.sv(69) @ 1400: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 31 --- DUT Read Data: 4c
# UVM_INFO uvm_scoreboard.sv(69) @ 1470: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 4c --- DUT Read Data: 4c
# UVM_INFO uvm_scoreboard.sv(69) @ 1540: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 5b --- DUT Read Data: 4c
# UVM_INFO uvm_scoreboard.sv(69) @ 1540: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 32 --- DUT Read Data: 32
# UVM_INFO uvm_scoreboard.sv(69) @ 1540: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 32 --- DUT Read Data: 32
# UVM_INFO uvm_scoreboard.sv(69) @ 1610: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 32 --- DUT Read Data: 32
# UVM_INFO uvm_scoreboard.sv(69) @ 1820: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 4a --- DUT Read Data: 32
# UVM_INFO uvm_scoreboard.sv(69) @ 1820: uvm_test_top.env.scb [SCOREBOARD] MATCH Expected Data: 4a --- DUT Read Data: 4a
```