ECEN 5813 Final Project Report Experiments and Findings about the Low Power Demo on FRDM KL25Z

Contents

1.	Introduction	3
2.	Low Power Modes	3
3.	Building and Running 'power_mode_switch' Application from MCU-SDK on MCUXpresso	4
3	3.1. Working	6
4.	Building and Running Touch Sensing Software (TSS) from NXP	8
4	4.1. Working	8
5.	Proposed Method to Use Accelerometer as a Wakeup Source	9
6.	References	9

1. Introduction

The objective of this project has been to learn about the low-power modes supported by FRDM KL25Z board by running experiments and getting findings based on that.

Following are the two major experiments covered concerning the Low Leakage Stop (LLS) mode in this document:

- How to build and run the 'power mode switch' demo from MCU-SDK.
- How to build and run the TSS library released by the NXP.

2. Low Power Modes

The power management controller (PMC) provides multiple power options to allow the user to optimize power consumption for the level of functionality needed. Depending on the stop requirements of the user application, a variety of stop modes are available that provide state retention, partial power down or full power down of certain logic and/or memory. I/O states are held in all modes of operation. The following table compares the various power modes available:

Table 5. Chip power modes

Chip mode	Description	Core mode	Normal recovery method
Normal run	Allows maximum performance of chip. Default mode out of reset; on- chip voltage regulator is on.	Run	_
Normal Wait - via WFI	Allows peripherals to function while the core is in sleep mode, reducing power. NVIC remains sensitive to interrupts; peripherals continue to be clocked.	Sleep	Interrupt
Normal Stop - via WFI	Places chip in static state. Lowest power mode that retains all registers while maintaining LVD protection. NVIC is disabled; AWIC is used to wake up from interrupt; peripheral clocks are stopped.	Sleep Deep	Interrupt

Low Power Wait) -via WFI power; NVIC remains sensitive to interrupts (FCLK = ON). On-chip voltage regulator is in a low power mode that supplies only enough power to run the chip at a reduced frequency. VLPS (Very Low Power Stop)-via WFI Places chip in static state with LVD operation off. Lowest power mode with ADC and pin interrupts functional. Peripheral clocks are stopped, but OSC, LPTMR, RTC, CMP, TSI can be used. TPM and UART can optionally be enabled if their clock source is enabled. NVIC is disabled (FCLK = OFF); AWIC is used to wake up from interrupt. On-chip voltage regulator is in a low power mode that supplies only enough power to run the chip at a reduced frequency. All SRAM is operating (content retained and I/O states held). LLS (Low Leakage Stop) LES (Low Leakage Stop) NOTE: The LLWU interrupt must not be masked by the interrupt controller to avoid a scenario where the system does not fully exit stop mode on an LLS recovery. All SRAM is operating (content retained and I/O states held). VLLS3 (Very Low Leakage Stop3) VLLS3 (Very Low Leakage Stop3) SRAM_U and SRAM_L remain powered on (content retained and I/O states held). VLLS1 (Very Low Leakage Stop1) All of SRAM_U and SRAM_L are powered off.	VLPR (Very Low Power Run)	On-chip voltage regulator is in a low power mode that supplies only enough power to run the chip at a reduced frequency. Reduced frequency Flash access mode (1 MHz); LVD off; in BLPI clock mode, the fast internal reference oscillator is available to provide a low power nominal 4MHz source for the core with the nominal bus and flash clock required to be <800kHz; alternatively, BLPE clock mode can be used with an external clock or the crystal oscillator providing the clock source.	Run	_
Power Stop)-via WFI	Low Power	power; NVIC remains sensitive to interrupts (FCLK = ON). On-chip voltage regulator is in a low power mode that supplies only enough	Sleep	Interrupt
Leakage Stop) mode (with clocks stopped), but OSC, LLWU, LPTMR, RTC, CMP,, TSI can be used. NVIC is disabled; LLWU is used to wake up. NOTE: The LLWU interrupt must not be masked by the interrupt controller to avoid a scenario where the system does not fully exit stop mode on an LLS recovery. All SRAM is operating (content retained and I/O states held). VLLS3 (Very Low Leakage Stop3) VLLS1 (Very Low Leakage Stop1) Most peripherals are disabled (with clocks stopped), but OSC, LLWU, LPTMR, RTC, CMP, TSI can be used. NVIC is disabled; LLWU is used to wake up. SRAM_U and SRAM_L remain powered on (content retained and I/O states held). VLLS1 (Very Low Leakage Stop1) Most peripherals are disabled (with clocks stopped), but OSC, LLWU, LPTMR, RTC, CMP, TSI can be used. NVIC is disabled; LLWU is used to wake up. All of SRAM_U and SRAM_L are powered off. VLLS0 (Very Low Leakage LPTMR, RTC, TSI can be used. NVIC is disabled; LLWU, LPTMR, RTC, TSI can be used. NVIC is disabled; LLWU is used to Wakeup F	Power Stop)-via	with ADC and pin interrupts functional. Peripheral clocks are stopped, but OSC, LPTMR, RTC, CMP, TSI can be used. TPM and UART can optionally be enabled if their clock source is enabled. NVIC is disabled (FCLK = OFF); AWIC is used to wake up from interrupt. On-chip voltage regulator is in a low power mode that supplies only enough power to run the chip at a reduced frequency. All SRAM is operating	Sleep Deep	Interrupt
Low Leakage Stop3) LPTMR, RTC, CMP, TSI can be used. NVIC is disabled; LLWU is used to wake up. SRAM_U and SRAM_L remain powered on (content retained and I/O states held). VLLS1 (Very Low Leakage Stop1) Most peripherals are disabled (with clocks stopped), but OSC, LLWU, LPTMR, RTC, CMP, TSI can be used. NVIC is disabled; LLWU is used to wake up. All of SRAM_U and SRAM_L are powered off. VLLS0 (Very Low Leakage Most peripherals are disabled (with clocks stopped), but LLWU, LPTMR, RTC, TSI can be used. NVIC is disabled; LLWU is used to		mode (with clocks stopped), but OSC, LLWU, LPTMR, RTC, CMP,, TSI can be used. NVIC is disabled; LLWU is used to wake up. NOTE: The LLWU interrupt must not be masked by the interrupt controller to avoid a scenario where the system does not fully exit stop mode on an LLS recovery.	Sleep Deep	Wakeup Interrupt ¹
Low Leakage Stop1) LPTMR, RTC, CMP, TSI can be used. NVIC is disabled; LLWU is used to wake up. All of SRAM_U and SRAM_L are powered off. VLLS0 (Very Low Leakage LPTMR, RTC, TSI can be used. NVIC is disabled; LLWU, Sleep Deep Wakeup F	Low Leakage	LPTMR, RTC, CMP, TSI can be used. NVIC is disabled; LLWU is used to wake up. SRAM_U and SRAM_L remain powered on (content retained and I/O)	Sleep Deep	Wakeup Reset ²
Low Leakage LPTMR, RTC, TSI can be used. NVIC is disabled; LLWU is used to	Low Leakage	LPTMR, RTC, CMP, TSI can be used. NVIC is disabled; LLWU is used to wake up.	Sleep Deep	Wakeup Reset ²
All of SRAM_U and SRAM_L are powered off. LPO shut down, optional POR brown-out detection	Low Leakage	LPTMR, RTC, TSI can be used. NVIC is disabled; LLWU is used to wake up. All of SRAM_U and SRAM_L are powered off.	Sleep Deep	Wakeup Reset ²

- 1. Resumes normal run mode operation by executing the LLWU interrupt service routine.
- 2. Follows the reset flow with the LLWU interrupt flag set for the NVIC.

3. Building and Running 'power_mode_switch' Application from MCU-SDK on MCUXpresso

Following are the steps to be followed to build the 'power_mode_switch' application provided by MCU-SDK on MCUXpresso:

- Open a workspace
- Import SDK example(s)...->frdmkl25z-><Project Name>->demo_apps->power_mode_switch->Finish
- Build the project
- Quick Settings->SDK Debug Console->UART Console
- Debug your project->Program flash action using PEMicro probes->Select the PEMicro probe

• Open a serial terminal and run the demo

Running the demo:

- Press 'G' to enter the LLS mode
- Enter the wakeup timeout in seconds between '1' to '9'.
- The system will wake up automatically in the amount of time specified.
- The following screenshot shows the debug console output for the demo:

```
Core Clock = 48000000Hz
Power mode: RUN
Select the desired operation
        A
B
          for enter:
for enter:
for enter:
Press
                                      Normal RUN mode
Press
                                      Wait mode
        С
                                      Stop
Press
                                           mode
                                                Power Run mode
Power Wait mode
           for
                                            Low
Press
               enter:
                                      Very
        Ē
                        ULPW
          for enter:
                                      Very
                                            Low
Press
                                      Very Low Power Stop mode
                        VLPS
           for
ress
               enter:
                        LLS/LLS3
ULLSØ
                                      Low Leakage Stop mode
Very Low Leakage Stop
        G
          for
               enter:
 ress
          for
                                      Very Low
Very Low
                                                                0 mode
Press
               enter:
                                                          Stop
           for
                                                 Leakage
               enter:
                                     very Low Leakage Stop 1 mode
Very Low Leakage Stop 3 mode
 ress
        J for enter: ULLS3
Press
Waiting for power mode select..
Will be wake up by LPTMR – Low Power Timer
Select the wake up timeout in seconds.
The allowed range is 1s ~ 9s.
Eg. enter 5 to wake up in 5 seconds.
Waiting for input timeout value...
Will wakeup in 5 seconds.
Next loop
Core Clock = 48000000Hz
     Power mode: RUN
Select the desired operation
          for enter:
for enter:
Press
                                      Normal RUN mode
        B
C
                                      Wait mode
Press
                        STOP
ULPR
ULPW
                                      Stop mode
Very Low
Press
          for enter:
          for
                                                 Power Run mode
               enter:
                                      Very
Press
        D
E
F
                                                Power Wait mode
Power Stop mode
ress
           for
               enter:
                                      Very
                                            Low
           for
                                      Very
                                            Low
               enter:
 ress
                        LLS/LLS3
ULLSØ
           for
                                      Low Leakage Stop mode
               enter:
 ress
                                      Very Low
Very Low
                                                Leakage Stop 0 mode
Leakage Stop 1 mode
        Ħ
          for
               enter:
Press
           for
                        VLLS1
                                      Very
               enter:
Press
                                      Very Low Leakage Stop 3 mode
        J for enter: VLLS3
Waiting for power mode select..
```

Similarly, the user can make the system transition from one mode to another using the console inputs.

Note: I have modified the 'power_mode_switch' application to indicate RUN and LLS mode by Green LED. The LED will be ON in the RUN mode and OFF in the LLS mode. Changes for the same are committed at github.

3.1. Working


In the LLS mode, the wakeup source is set as Low Power Timer (LPTMR). When the user specifies the timeout, the LPTMR gets configured accordingly and enables the Low-Leakage Wakeup Unit (LLWU) for LPTMR by writing 1 to it as follows:

 $Fsl_llwu.h$: $LLWU_EnableInternalModuleInterruptWakup$: $base->ME \mid = 1U << moduleIndex$;


Before entering into LLS mode, the debug console is disabled from 'APP_PowerPreSwitchHook' and re-enabled from 'APP_PowerPostSwitchHook' API. That means whenever the system enters into LLS mode, the debug console will be unresponsive and will again be responsive when it transitions back to the RUN mode.

The current drawn can be measured by connecting one probe of ammeter to the R81 of J4 and the 7th pin of MKL25Z128VLK4 chip (P3V3_KL25Z) on the board as follows:

RUN Mode:



LLS Mode:



4. Building and Running Touch Sensing Software (TSS) from NXP

TSS can be downloaded from https://www.nxp.com/design/design-center/sensor-developer-resources/touch-sensing-software:TSS?SAMLart=ST-AAF0E3YJDJej%2BJVBprc7Vu5rkUdez%2FVlRhj1SaMxc09M%2FjBq1sXEkcki.

Once downloaded, follow the setup steps. They are self-explanatory.

For KXX boards, The TSS library is supported for CodeWarrior, IAR Embedded Workbench and MDK-ARM uVision IDEs. The TSS library was verified with the IAR Embedded Workbench IDE – Arm 9.50.1 by following steps:

- Project->Add Existing Project...->Select the 'Freescale_TSS_3_1\examples\FRDMKLXX_DEMO\build\iar\FRDMKL25Z_DEMO.ewp'.
- Project->Make
- Project->Download and Debug
 - o Note: There was an error for FlashKLxx128K.board. To resolve it, it was required to rename arm\config\flashloader\NXP\ to Freescale.
- Run the demo

The demo video is pushed on <u>Demo video</u>.

4.1. Working

In the FRDMKL25Z_DEMO demo, low-power function is added; if no touch is detected in about 8 seconds, the system will enter low-power mode LOW_POWER_MODE. The CPU will wake up if a touch is detected because the TSI out-of-range interrupt can wake the MCU in all kinds of low-power modes.

There is an issue in the current KL25 chips that the out-of-range interrupt function is closely connected with the end of scan interrupt. The user can not wake the CPU with the out-of-range interrupt independently, so the demo gives out a workaround. The LPTMR is used as the LLWU source too. Every time the LPTMR interrupt occurs, the TSI0_GENCS register will be polled and the End of Scan flag is cleared, or the scan of electrode will not be executed. [2]

Following are the LLWU configurations:

```
/* Setup LLWU (Low Leakage wake-up unit) for TSI */

psLLWUStruct->ME |= LLWU_ME_WUME4_MASK; /* TSI LLWU Input Enable =

LLWU_M4IF) */

psLLWUStruct->ME |= LLWU_ME_WUME0_MASK; /* LPTMR LLWU Input Enable =

LLWU_M0IF) */
```

The library uses periodic wakeup with the LLS mode to be able to detect the touch inputs. So, whenever the touch is detected, the system goes back to RUN state.

A white LED is used to denote the RUN mode and a blinking green LED for periodic wakeup.

12/13/2023

5. Proposed Method to Use Accelerometer as a Wakeup Source

There is no dedicated pin of LLWU connected to the accelerometer interrupt pin.

Reference for similar implementation can be found at https://community.arm.com/arm-community-blogs/b/embedded-blog/posts/utilising-the-lls-mode-and-the-llwu-for-the-kl25z-series.

To use accelerometer interrupt as a wakeup source from low power mode, one of the following methods can be implemented:

- Configure the accelerometer interrupt pin as a wakeup pin and connect it to one of the LLWU pins after cutting the existing trace.
- Use two FRDM KL25Z boards.
 - On the first board, run the accelerometer and write the GPIO if the interrupt is received.
 - Connect the GPIO pin to one of the LLWU pins of the second board and run the application on that board.
- **Note:** Above mentioned are just the proposed methods as cutting and connecting the traces on the board was not feasible because of its tiny size.

6. References

- 1. https://www.nxp.com/docs/en/product-brief/KL25PB.pdf
- 2. https://citeseerx.ist.psu.edu/document?repid=rep1&type=pdf&doi=d6cf956326418558a6a5345df 3c7946b350150e