Performance of Distributed and Shared Memory Parallel Sparse Matrix Vector Multiplication

Kristian Sordal



Thesis for Master of Science Degree at the University of Bergen, Norway

©Copyright Kristian Sordal

The material in this publication is protected by copyright law.

Year: 2025

Title: Performance of Distributed and Shared Memory

Parallel Sparse Matrix Vector Multiplication

Author: Kristian Sordal

Acknowledgements

Abstract

SPARSE MATRIX VECTOR MULTIPLICATION is an important kernel used in scientific computing. It is a problem that lends itself well to parlallization. The problem is bounded by, and scales with the memory bandwidth of the system. Therefore in order to efficiently perform SpMV on large distributed memory systems, it is important to reduce the communication between nodes, in order to extract as much as possible out of the memory bandwidth of the system.

This thesis aims to investigate the results of SpMV when ran using different communication strategies.

Contents

A	${ m cknowledge}$	ements		iii
Al	bstract			\mathbf{v}
1	Introducti	ion		1
	1.1 Resear	rch Question		1
2	Backgroun	nd		3
	2.1 Sparse 2.1.1	e Matrix-Vector Multiplication		3 3
	2.2 CSR S	Storage Format		4
	2.3 Distrib	buted and Shared Memory		5
	2.4 Load l	Balancing		5
	2.4.1	Separator		5
	2.4.2	Reordering		6
	2.5 Distrib	buted Memory CSR		7
3	Theory			9
	3.1 Defini	tions		9
	3.2 Amda	hl's Law		9
	3.3 Latence	cy		10
4	Communi	cation Strategies		11
	4.1 1a - E	xchange entire vector		11
	4.2 1b - E	xchange only separators		12
	4.3 1c - E	xchange only required separators		13
	4.4 1d - E	xchange only required separator values		14
5	Results			15
6	Previous '	Work		17

Introduction

1.1 Research Question

This thesis aims to investigate the impact different communication strategies have on the performance of parallel SpMV. The implementation of SpMV uses a shared memory layout on each socket of a node, and distributed memory for communication across nodes.

Background

2.1 Sparse Matrix-Vector Multiplication

Sparse Matrix-Vector Multiplication (SpMV) is a fundamental operation encountered in many areas of scientific computing. It is especially prominent in solving large systems of linear equations and in large-scale simulations. The matrices involved are typically both very large and very sparse.

A matrix can in theory be considered sparse if it is worthwhile to treat zero values separately. In theory, this translates to a matrix being less than full, i.e. less than $\mathcal{O}\left(n^2\right)$ nonzeros for a $n \times n$ matrix. However, in the context of sparse linear algebra, sparse means that there is a constant number of nonzeros per row, i.e. $\mathcal{O}\left(n\right)$ nonzeros per row. The matrices used in scientific computing, such as matrices based on meshes, or graphs such as social networks all have this property. Optimizing the performance of SpMV, particularly through parallel computing techniques, is crucial for enhancing the efficiency of many scientific applications.

However, SpMV is notoriously difficult to optimize, both in sequential and parallel implementations. One major reason is its inherently low computational density.

2.1.1 Computational Density

The *computational density* of an operation describes the relation between the number of floating-point operations (FLOPS) and the number of memory accesses required. It is formally defined as:

Computational density =
$$\frac{\text{FLOPS}}{\text{Memory accesses}}$$
 (2.1)

4 Background

For SpMV, we read 12 bytes

Operations with low computational density, such as SpMV, are often *memory bound* rather than *compute bound*. This means that increasing the computational power of a system (e.g., faster processors) does not necessarily lead to proportional speedups in SpMV performance, as memory bandwidth remains the limiting factor.

2.2 CSR Storage Format

CSR (Compressed Sparse Row) is the most widely used storage format for sparse matrices. As its name suggests, it compresses the amount of memory used to store a matrix without loss of information. It does so by utilizing three vectors A_p, A_j, A_x . Figure 2.1 shows an example of a matrix stored in CSR format, adapted from [1].




Figure 2.1: Example matrix represented in CSR Format.

The first vector, A_p stores the indices of the first nonzero in the vectors A_p and A_x . For a given entry $A_p[i]$, $A_p[i]$ is the index of the first nonzero in the i^{th} row. $A_j[j]$ and $A_x[j]$ denotes the column index and value of the j^{th} nonzero, respectively.

A sequential implementation of SpMV on a matrix stored in the CSR format can be implemented in the following manner:

Input : A_p, A_i, A_x, x

Algorithm 1: Sequential CSR-based SpMV

```
Output: y

for i \leftarrow 0 to n do

\sup_{\mathbf{for}} (i \leftarrow 0) \leftarrow 0 \quad \mathbf{for} \quad \mathbf{f
```

2.3 Distributed and Shared Memory

This thesis examines the performance of SpMV in a hybrid environment combining distributed and shared memory. The matrix is divided among multiple nodes in a cluster, where each node has its own local memory. Within each node, OpenMP is used to parallelize the local SpMV computation. After completing local operations, nodes exchange data through the Message Passing Interface (MPI) to assemble the final result.

2.4 Load Balancing

In a distributed memory system, it is important to partition the matrix so that the computational workload is evenly divided among the processes. This is typically achieved through the use of graph partitioning tools. A widely used tool for this purpose is METIS, which provides the function METIS_PartGraphKway. Given a parameter nprocs, representing the number of processes the program will run on, METIS_PartGraphKway attempts to partition the graph into nprocs equally sized parts. Since finding an optimal partition is an NP-hard problem, METIS does not guarantee an optimal solution, but it produces high-quality approximations that are sufficient for practical use.

2.4.1 Separator

When a graph is partitioned into different parts, there will inevitably be some edges which strides across different partitions. The endpoints of these edges are called separators, and will become important when it comes to reducing the communication load of the SpMV computation.

6 Background

2.4.2 Reordering

After partitioning the matrix into different parts, we obtain a partition vector p, where the p[i] stores the index of the partition the i^{th} entry in A_p . It is necessary to reorder the entries in A_p in accordance with the partition vector, such that all entries belonging to the same partition are stored in sequence. The algorithm below gives an outline of how this can be achieved. Here n_p is the number of partitions, n_r is the size of A_p , and n_c is the size of A_j and A_x .

Algorithm 2: Reordering of Separators

Input : $n_p, n_r, n_c, p, A_p, A_j, A_x$ Output: Reordered A_p, A_j, A_x newId $\leftarrow [0] \cdot n_r$ oldId $\leftarrow [0] \cdot n_r$ id $\leftarrow 0$ $p_0 \leftarrow 0$ for $r \in \{0, \dots, n_p - 1\}$ do | for $i \in \{0, \dots, n_r - 1\}$ do | if p[i] = r then | oldId[id] $\leftarrow i$ | newId[i] \leftarrow id | id \leftarrow id + 1| $p[r+1] \leftarrow$ id newV $\leftarrow [0] \cdot (n_r + 1)$ newE $\leftarrow [0] \cdot n_c$ newA $\leftarrow [0] \cdot n_c$

for
$$i \in \{0, ..., n_r - 1\}$$
 do
$$| degree \leftarrow A_p[oldId[i] + 1] - A_p[oldId[i]]$$
for $j \in \{0, ..., degree - 1\}$ do
$$| newE[newV[i] + j] \leftarrow A_j[A_p[oldId[i]] + j]$$

$$| newA[newV[i] + j] \leftarrow A_x[A_p[oldId[i]] + j]$$

 $degree \leftarrow A_p[oldId[i] + 1] - A_p[oldId[i]]$

 $\text{newV}[i+1] \leftarrow \text{newV}[i] + \text{degree}$

for $i \in \{0, ..., n_r - 1\}$ do

 $\begin{array}{l} \mathbf{for} \ j \in \{newV[i], \dots, newV[i+1] - 1\} \ \mathbf{do} \\ \ \ \ \, \lfloor \ \, \text{newE[j]} \leftarrow \text{newId[newE[j]]} \end{array}$

Overwrite $A_p \leftarrow \text{newV}, A_j \leftarrow \text{newE}, A_x \leftarrow \text{newA}$

2.5 Distributed Memory CSR

Theory

3.1 Definitions

Definition 3.1.1 (Separator). In the context of SpMV, a separator is a node in the graph that has an edge that strides between two partitions.

3.2 Amdahl's Law

Amdahl's Law provides a theoretical framework for understanding the limits of performance improvement when additional computational resources are applied to a given problem. It quantifies the potential speedup achieved by optimizing a specific portion of a system, emphasizing that the overall gain is constrained by the proportion of time the optimized component contributes to execution.

Definition 3.2.1 (Amdahl's Law). The maximum achievable speedup of a computation is limited by the fraction of execution time that remains sequential, even when an arbitrarily large number of parallel resources is employed.

In the context of parallel computing, this principle highlights that while increasing the number of processing units can accelerate the parallelizable portion of a workload, the sequential fraction imposes a fundamental performance ceiling. Formally, if S denotes the total speedup, t_p represents the fraction of execution time that can be parallelized, and s_p is the speedup achieved for that parallelizable portion, Amdahl's Law is

Theory

expressed as:

$$S = \frac{1}{(1 - t_p) + \frac{t_p}{s_p}} \tag{3.1}$$

This equation reveals that as $s_p \to \infty$, the theoretical maximum speedup approaches $\frac{1}{1-t_p}$, illustrating that the non-parallelizable portion becomes the dominant limiting factor in scalability.

3.3 Latency

It is worthwhile to speak on the typical latency numbers for various operations on a computer.

Operation	Time [ns]
L1 cache reference	1
Branch misprediction	3
L2 cache reference	4
Mutex lock/unlock	17
Main memory reference	100
Compress 1K bytes with Zippy	2000
Send 2kB over 10 Gbps network	1600
Send 1K bytes over 1 Gbps network	10 000
Read 4K bytes randomly from SSD*	20 000
Round trip within same datacenter	500 000
Read 1MB sequentially from memory	1 000 000
Disk seek	10 000 000
Read 1MB sequentially form disk	10 000 000
TCP packet round trip between continents	150 000 000

Communication Strategies

This thesis evaluates and compares several communication strategies for Sparse Matrix-Vector Multiplication (SpMV) in a parallel, distributed memory setting. During each iteration of SpMV, every process computes a partial result of the output vector y.

In subsequent iterations, these computed values may be required by other processes to proceed with their own calculations. To ensure correctness, it is therefore necessary to communicate between processes so that each has access to the values it depends on. This section outlines a progression of increasingly efficient strategies for managing this communication.

4.1 1a - Exchange entire vector

The most straightforward approach is to have each rank send all of its computed values of y to every other rank. This ensures that all processes possess a complete and updated copy of the output vector before the next iteration. This strategy can be implemented using MPI's collective communication operation MPI_Allgatherv, which accommodates variable message sizes from each rank. Figure 4.1 illustrates the state of the y vector before and after communication using this strategy.




Figure 4.1: Visual representation of the y vector in communication strategy 1a.

```
Algorithm 3: 1a - Exchange entire vector

for each iteration do

spmv(g,x,y)

MPI_Allgatherv(local_y, sendcount, MPI_DOUBLE, y,
recvcounts, displs, MPI_DOUBLE, MPI_COMM_WORLD)
swap pointers of x and y
```

4.2 1b - Exchange only separators

An improvement to the previous strategy can be achieved by recognizing that only separator values—those required by multiple processes—must be communicated. Non-separator values are used exclusively by the process that computed them and therefore do not need to be communicated.

To facilitate this strategy, separator values are reordered such that they appear at the beginning of each process's local segment of y. Once this structure is established, communication is performed using MPI_Allgatherv, transmitting only the subset of y that contains separator values. The number of separators on each process must be known beforehand, which can be computed by counting the number of elements that have neighbours belonging to a different partition.




Figure 4.2: Main figure caption describing both subfigures

4.3 1c - Exchange only required separators

Further reduciton to the communication volume can be achieved by observing that not all separator values are required by every process. As the number of partitions increases, the set of dependencies between partitions tends towards sparcity. As a consequence of this, certain sets of separators may only need to be communicated to a given subset of processes. Using this strategy, each process only communicates its set of separator values to the processes that require them.




Figure 4.3: Main figure caption describing both subfigures

4.4 1d - Exchange only required separator values

The final strategy aims to minimize communication overhead by transmitting only the exact subset of separator values that are both computed by and required for inter-process computation. If a specific separator value computed by one process is needed by exactly one other process, then only that single recipient receives the value.

This approach eliminates all unnecessary data transfers but introduces additional complexity in managing communication schedules. Dependencies must be mapped at a fine-grained level, and communication patterns must be explicitly tailored to the structure of the matrix and its partitioning.

Results




Figure 5.1: Stacked bar chart of SpMV and Halo Time.

16 Results




Figure 5.2: Aggregated Results of SpMV on defq chip

Table 5.1: Hardware used in our experiments. STREAM Triad was run with the -march=native and -03 compilation flags.

	Xeon-A	Xeon-B	Naples	Rome	Milan	TX2	Hi1620
CPUs	Intel Xeon Gold 6130	Intel Xeon Platinum 8168	AMD Epyc 7601	AMD Epyc 7302P	AMD Epyc 7763	Cavium TX2 CN9980	HiSilicon Kunpeng 920-6426
Instr. set	x86-64	×86-64	x86-64	x86-64	x86-64	ARMv8.1	ARMv8.2
Microarch.	Skylake	Skylake	Zen	Zen 2	Zen 3	Vulcan	TaiShan v110
Sockets	2	2	2	1	2	2	2
Cores	2×16	2×24	2×32	1×16	2×64	2×32	2×64
Freq. [GHz]	1.9 – 3.6	2.5 – 3.7	2.7 – 3.2	1.5 - 3.3	2.5 – 3.5	2.0 – 2.5	2.6
L1I/core [KiB]	32	32	64	32	32	32	64
L1D/core [KiB]	32	32	32	32	32	32	64
L2/core [KiB]	1024	1024	512	512	512	256	512
L3/socket [MiB]	22	33	64	16	256	32	64
Mem. channels	2×6	2×6	2×8	1×8	2×8	2×8	2×8
Bandwidth [GB/s]	256	256	342	204.8	409.6	342	342
Triad [GB/s]	147.1	137.4	169.7	90.9	256.5	236.4	260.4

Chapter 6
Previous Work

Bibliography

[1] Gautam Gupta, Sivasankaran Rajamanickam, and Erik G. Boman. GAMGI: Communication-reducing algebraic multigrid for gpus. In Proceedings of the 28th ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming (PPoPP), pages 61–75. ACM, 2024.