


* apskaidinys ka egzistuojančiu projecop MS1



* VHDL kodas kuriuo išdėstyti MS1 projecop

LIBRARY IEEE;


USE IEEE.STD_LOGIC_1164.ALL;

USE IEEE.NUMERIC_STD.ALL;

entity cpu is

Port(clk : in STD_LOGIC;
 input_port : in STD_LOGIC_VECTOR (7 downto 0);
 output_port : out STD_LOGIC_VECTOR (7 downto 0));

end cpu;



architecture behavioral of cpu is;

```
type state-type is ( Fetch, Decode, Execute, WriteBack);
signal state : state-type := Fetch; // kahan int i=0;
signal pc : unsigned (3 downto 0) := (others => '0');
signal insty : STD_LOGIC_VECTOR (7 downto 0);
signal opcode : STD_LOGIC_VECTOR (3 downto 0);
signal operand: STD_LOGIC_VECTOR (3 downto 0);
signal reg A : STD_LOGIC_VECTOR (7 downto 0) := (others => '0');
signal reg B : STD_LOGIC_VECTOR (7 downto 0) := (others => '0');
signal alu_result : STD_LOGIC_VECTOR (7 downto 0);
```

```
type memory-type is array (0 to 15) of
STD_LOGIC_VECTOR (7 downto 0);
```

→
signal ROM : memory-type := (
| → Ha cwpatta
);

signal ROM : memory-type := (
| → Ha cwpatta
);

Begin

process (clk, nst)

begin

if $rst = '0'$ then

```
pc <= ( others => '0' );
insty <= ( others => '0' );
opcode <= ( others => '0' );
operand <= ( others => '0' );
regA <= ( others => '0' );
regB <= ( others => '0' );
alu-result <= ( others => '0' );
output-pout <= ( others => '0' );
state <= Fetch;
```

elsif rising-edge (clk) then

case state is

when Fetch =>

```
insty <= ROM ( to_integer ( pc ) );
state <= Decode;
```

when Decode =>

```
opcode <= insty ( 7 downto 4 );
operand <= insty ( 3 downto 0 );
state <= Execute;
```

when Execute =>

case opcode is

when "0000" => -- NOP

null;

when "0001" => -- LD A

regA <=

```
RAM ( to_integer ( unsigned ( operand ) ) );
```

when "0010" => -- LD B

regB <=

RAM(to_integer(unsigned (operand)));

when "0011" => -- STR A

RAM(to_integer(unsigned (operand)))

<= regA;

when "0100" => -- ADD

alu_result <= regA + regB;

when "0101" => -- SUB

alu_result <= regA - regB;

when "1000" => -- OUT

output-port <= regA;

when "1001" => -- IN

regA <= input-port;

when "1111" =>

state <= Execute;

when others =>

null;

end case;

if opcode /= "1111" then

state <= WriteBack;

end if;

```
when WriteBack =>
    if opcode = "0100" or opcode = "0101" then
        regA <= alu_result ;
    end if ;
    pc <= pc + 1 ;
    state <= Fetch ;
    end case ;
end if ;
end process
end Behavioral ;
```

* non-objectional / natural

library IEEE;

use IEEE.std_logic_1164.all;

use IEEE.numeric_std.all;

entity cpu is

```
Port ( clk, rst : in std_logic;
       input_port : in std_logic_vector (7 downto 0);
       output_port : out std_logic_vector (7 downto 0);
       output_port32 : out std_logic_vector (31 downto 0)
     );
```

end cpu;

architecture Behavioral of cpu is

```
type state_type is (Fetch, Decode, Execute, WriteBack);
signal state : state_type := Fetch;           "0000"
```

5-bit	[signal pc]	:	unsigned (3 downto 0) := (others <= '0');
5-bit	[signal inst]	:	std_logic_vector (7 downto 0);
5-bit	[signal opcode]	:	std_logic_vector (7 downto 0);
5-bit	[signal operand]	:	std_logic_vector (7 downto 0);
8-bit	[signal regA]	:	std_logic_vector (7 downto 0); := (others <= '0');
8-bit	[signal regB]	:	std_logic_vector (7 downto 0);
8-bit	[signal regC]	:	std_logic_vector (7 downto 0);
8-bit	[signal regD]	:	std_logic_vector (7 downto 0);
32-bit	[signal alu_result]	:	std_logic_vector (7 downto 0);
32-bit	[signal reg32]	:	std_logic_vector (31 downto 0); := (others <= '0');

```

type memory_type is array(0 to 15) of std_logic_vector(7 downto 0);
signal ROM : memory_type := (
;
);
signal RAM : memory_type := (
;
);

```

Memoria gray i)

begin

process (clk, reset)

begin

if reset = '0' then

pc <= (others => '0');

insty <= (others => '0');

opcode <= (others => '0');

operand <= (others => '0');

alu_result <= (others => '0');

output_point <= (others => '0');

output_point32 <= (others => '0');

state <= Fetch;

elsif (rising-edge (clk)) then

case state is

when Fetch =>

insty <= ROM(to_integer (pc));

state <= Decode;

when Decode =>

pc = 5 => sema og
ROM[5]

u insty <= ROM[5]

```
opcode <= inst4(7 downto 4);  
operand <= inst4(3 downto 0);  
state <= Execute;
```

when Execute =>

case opcode is

when "0000" => -- NOP

null;

when "0011" => -- LD A

regA <= RAM(to_integer(operand));

when "0010" => -- LD B

regB <= RAM(to_integer(operand));

when "0011" => -- LD C

regC <= RAM(to_integer(operand));

when "0100" => -- LD D

regD <= RAM(to_integer(operand));

/*

when "0011" => -- MVI A

regA <= operand; // "0000" & operand;

when "0010" => -- MVI B

regB <= operand;

when "0011" => -- MVI C

regC <= operand;

when "0100" => -- MVI D

regD <= operand

*/

when "0101" \Rightarrow -- STR A

RAM (to-integar(operand) <= regA;

when "0110" \Rightarrow -- OUT A

output-port <= regA;

when "0111" \Rightarrow -- IN A

regA <= input-port;

when "1000" \Rightarrow -- OUT32

output-port 32 <= reg32;

when "1001" \Rightarrow -- ADI A

alu-result <= regA + operand;

when "1010" \Rightarrow -- ADD.SAT

if((regA + regB) > 255) then

alu-result <= 255;

else

alu-result <= regA + regB;

end if;

when "1011" \Rightarrow -- ADD.SIMD

alu-result (\neq dontc 5) <= regA (\neq dontc 5) + regB (\neq dontc 5);

alu-result (\geq dontc 0) <= regA (\geq dontc 0) + regB (\geq dontc 0);

when "1100" \Rightarrow -- MUL.SIMD

alu-result (\neq dontc 5) <= regA (\neq dontc 5) * regB (\neq dontc 5);

alu-result (\geq dontc 0) <= regA (\geq dontc 0) * regB (\geq dontc 0);

/* now rybare 60 32-bit reg.

when "1100" \Rightarrow -- MUL.SIMD

$\text{reg32} (\geq 1 \text{ downto } 16) \leq \text{regA} (\neq \text{downto } 5) * \text{regB} (\neq \text{downto } 5);$

$\text{reg32} (15 \text{ downto } 0) \leq \text{regA} (3 \text{ downto } 0) * \text{regB} (3 \text{ downto } 0);$

*

when "1101" \Rightarrow -- DOT

$\text{reg32} \leq$

$\text{regA} (\neq \text{downto } 5) * \text{regC} (\neq \text{downto } 5) +$

$\text{regA} (3 \text{ downto } 0) * \text{regC} (3 \text{ downto } 0) +$

$\text{regB} (\neq \text{downto } 5) * \text{regD} (\neq \text{downto } 5) +$

$\text{regB} (3 \text{ downto } 0) * \text{regD} (3 \text{ downto } 0);$

$x[A_a, A_c, D_a, B_e]$

$y[C_a, C_e, D_a, D_e]$

$x \cdot y = A_a \cdot C_a +$

$A_c \cdot C_e +$

$B_a \cdot D_a +$

$B_c \cdot D_e$

when "1110" \Rightarrow -- MMAT

$x \begin{bmatrix} A_a & A_c \\ B_a & D_e \end{bmatrix}$

$\text{reg32} (\geq 1 \text{ downto } 24) \leq \text{regA} (\neq \text{downto } 5) * \text{regC} (\neq \text{downto } 5) +$

$\text{regA} (3 \text{ downto } 0) * \text{regD} (\neq \text{downto } 5);$

$y \begin{bmatrix} C_a & C_e \\ D_a & D_e \end{bmatrix}$

$\text{reg32} (23 \text{ downto } 16) \leq \text{regA} (\neq \text{downto } 5) * \text{regC} (3 \text{ downto } 0) +$

$\text{regA} (3 \text{ downto } 0) * \text{regD} (3 \text{ downto } 0);$

$x \cdot y$

$\text{reg32} (15 \text{ downto } 8) \leq \text{regB} (\neq \text{downto } 5) * \text{regC} (\neq \text{downto } 5) +$

$\text{regB} (3 \text{ downto } 0) * \text{regD} (\neq \text{downto } 5);$

$\text{reg32} (\neq \text{downto } 0) \leq \text{regB} (\neq \text{downto } 5) * \text{regC} (3 \text{ downto } 0) +$

$\text{regB} (3 \text{ downto } 0) * \text{regD} (3 \text{ downto } 0);$

when "1111" \Rightarrow -- ALT

state \leq execute;

when "stCurs" \Rightarrow

null;

end case;

if opcode != "1111" then

state <= WriteBack

end if;

when WriteBack => if opcode "1100"

if (opcode = "1001" or opcode = "1010" or opcode = "1011")

then regA <= alu-result;

end if;

pc <= pc + 1;

state <= fetcdr; when others => null;

end case;

end if;

end process;

end Behavioral;

2) memorijska

* pam

signal RAM : memory_type := (

0 => "0001 0010",

1 => "0011 0100",

2 => "0101 0110",

3 => "0111 1000",

others => (others => '0')

);

* pam

LD A, 0 // 60 neg A <= ram[0] // CO A 0
0001 0000

LD B, 1 // CO B 1
0010 0001

LD C, 2 // CO C 2
0011 0010

LD D, 3 // CO D 3
0100 0011

MMAT // 1110 [0000]

OCT32 // 1000 [0000]

HLT // 1111 [0000]

signal ROM : memory_type := (

0 => "0001 0000",

1 => "0010 0001",

2 \Rightarrow "0011 0010",

3 \Rightarrow "0100 0011",

4 \Rightarrow "1110 0000",

5 \Rightarrow "1000 0000",

6 \Rightarrow "1111 0000"

others \Rightarrow (others \Rightarrow '0')

);

⇒ run w/ user name ed

MVI A, 12h // Go regA <= operand 0001

MVI D, 34h ; 0010

MVI C, 55h ; 0011

MVI B, 78h move u xxxx 0100

MMAT // 1110 0000

OCT32 // 1000 0000

HLT // 1111 0000

