

## \* konougyuna 2

```
entity ...  
port  
    clk, rst : in std_logic;  
    input_port16 : in std_logic_vector(15 downto 0);  
    input_port24 : in std_logic_vector(23 downto 0);  
    output_port16 : out std_logic_vector(15 downto 0);  
    output_port24 : out std_logic_vector(23 downto 0)  
);
```

end.

## architecture --

```
type state_type is ( Fetch, ... );  
signal state : state_type := Fetch;  
signal pc : std_logic_vector(7 downto 0) := (others => '0');  
signal instr : std_logic_vector(15 downto 0) := (others => '0');  
signal opcode : std_logic_vector(7 downto 0) := (others => '0');  
signal operand : std_logic_vector(7 downto 0) := (others => '0');  
signal regA : std_logic_vector(15 downto 0) := (others => '0');  
signal regD : std_logic_vector(23 downto 0) := (others => '0');  
signal reg24 : std_logic_vector(23 downto 0) := (others => '0');
```

signal regTMP24 : std-logic-vector(23 downto 0) := (others => '0');  
signal regTMP16 : std-logic-vector(15 downto 0) := (others => '0');

type memory-type is array(0 to 255) of std-logic-vector(15  
downto 0);

signal ROM : memory-type := (  
0 => "00---00", // 16-Bit  
);

signal RAM : memory-type := (  
0 => "00---00", // 16-Bit  
);

begin

process(clk, rst)

begin

if rst = '0' then

pc <= (others '0');

insty <= ---

opcode

operand

// registers A - D, 24, 16, 32 bits woj vars!

;

state <= F000;

elsif rising-edge(dk) then

case state is

when Fetch  $\Rightarrow$

inst<sub>4</sub> <= ROM (pc);

state <= Decode;

when Decode  $\Rightarrow$

opcode <= inst<sub>4</sub> (15 downto 8);

operand <= inst<sub>4</sub> (7 downto 0);

state <= Execute;

when Execute  $\Rightarrow$

case opcode is

when "0000 0000"  $\Rightarrow$  -- NOP  
null;

when "0000 0001"  $\Rightarrow$  -- LD A

regA <= RAM (operand);

when "0000 0010"  $\Rightarrow$  -- LD B

regB <= RAM (operand);

when "0000 0011"  $\Rightarrow$  -- LD C

regC <= RAM (operand);

when "0000 0100"  $\Rightarrow$  -- LD D

regD <= RAM (operand);

when "0000 0101"  $\Rightarrow$  -- MVI AL

regA (7 downto 0) <= operand;

when "0000 0110"  $\Rightarrow$  -- MVI BL

regB (7 downto 0) <= operand;

when "0000 0111"  $\Rightarrow$  -- MVI CL

regC (7 downto 0) <= operand;

load og

RAM memorijska

Go 16-Bit

petunjupi

bitec Go

petunjupi

Specijalni

operansi

9-bit

(Go LSD)

Dajte

when "0000 1000"  $\Rightarrow$  -- MVI DL

$\text{regD} (\neq \text{donto } 0) \leq \text{operand};$

Spec. Go  
peripherp

Specifav  
oerparp  
g-bit

(Go MSB)

Sojw

when "0000 1001"  $\Rightarrow$  -- MVI AH

$\text{regA} (15 \text{ donto } 8) \leq \text{operand};$

when "0000 1010"  $\Rightarrow$  -- MVI BH

$\text{regB} (15 \text{ donto } 8) \leq \text{operand};$

when "0000 1011"  $\Rightarrow$  -- MVI CH

$\text{regC} (15 \text{ donto } 8) \leq \text{operand};$

when "0000 1100"  $\Rightarrow$  -- MVI DH

$\text{regD} (15 \text{ donto } 8) \leq \text{operand};$

when "0000 1111"  $\Rightarrow$  -- OUT 16

output-port 16  $\leq \text{regA};$

when "0001 0000"  $\Rightarrow$  -- IN 16

$\text{regA} \leq \text{input-port } 16;$

when "0001 0001"  $\Rightarrow$  -- OUT 24

output-port 24  $\leq \text{reg24};$

when "0001 0010"  $\Rightarrow$  -- IN 24

$\text{reg24} \leq \text{input-port } 24;$

when "0001 0010"  $\Rightarrow$  -- OUT 24L

-- og AL, BL, CL na output-port 24

output-port 24 (23 donto 16)  $\leq \text{regA} (\neq \text{donto } 0);$

output-port 24 (15 donto 8)  $\leq \text{regB} (\neq \text{donto } 0);$

output-port 24 ( $\neq$  donto 0)  $\leq \text{regC} (\neq \text{donto } 0);$

Exs  
r uses

16-bit  
parts

Exs  
uses

24-bit  
parts

when "0001 0011"  $\Rightarrow$  -- IN 24  
-- og input-part 24 Ha AL, CL, CC

$\text{regA} (\neq \text{downto } 0) \leq \text{input-part 24} (23 \text{ downto } 16);$   
 $\text{regB} (\neq \text{downto } 0) \leq \text{input-part 24} (15 \text{ downto } 8);$   
 $\text{regC} (\neq \text{downto } 0) \leq \text{input-part 24} (\neq \text{downto } 0);$

when "0001"  $\Rightarrow$  -- OCT 24

-- og AH, BH, CH Ha output-part 24  
 $\text{output-part 24} (23 \text{ downto } 16) \leq \text{regA} (15 \text{ downto } 8);$   
 $\text{output-part 24} (15 \text{ downto } 8) \leq \text{regB} (15 \text{ downto } 8);$   
 $\text{output-part 24} (\neq \text{downto } 0) \leq \text{regC} (15 \text{ downto } 8);$

when "0001"  $\Rightarrow$  -- IN 24

-- og input-part 24 Ha AH, BH, CH

$\text{regA} (15 \text{ downto } 8) \leq \text{input-part 24} (23 \text{ downto } 16);$   
 $\text{regB} (15 \text{ downto } 8) \leq \text{input-part 24} (15 \text{ downto } 8);$   
 $\text{regC} (15 \text{ downto } 8) \leq \text{input-part 24} (\neq \text{downto } 0);$

when "0001 0011"  $\Rightarrow$  -- BITREV16

-- ABCDEFGH  $\rightarrow$  AGFEDCBA

$\text{reg TMP16} \leq \text{reg A};$

for i in 0 to 15 loop

$\text{reg A}(i) \leq \text{reg TMP16}(15-i);$

end loop;

when "0001 1000"  $\Rightarrow$  -- BITREV24

-- ABCDEFGH  $\rightarrow$  HGFEDCBA

$\text{reg TMP24} \leq \text{reg } ;$

for i in 0 to 23 loop

$\text{reg24} \leq \text{reg TMP24}(23-i).$

end loop;

when "0001 1001"  $\Rightarrow$  - RGB SEE TO 565 // TO 565

regA(15 downto 11) <= reg24(23 downto 10); - R

regA(10 downto 5) <= reg24(15 downto 10); - G

regA(4 downto 0) <= reg24(7 downto 3); - B

when "000 1000"  $\Rightarrow$  -- RGB 565 TO SEE // TO SEE

reg24(23 downto 16) <= regA(15 downto 11) & regA(15 downto 13);

reg24(15 downto 8) <= regA(10 downto 5) & regA(10 downto 9);

reg24(7 downto 0) <= regA(4 downto 0) & regA(4 downto 2);

;

when "1111 1111"  $\Rightarrow$  -- HALT

state <= Execute;

when others  $\Rightarrow$

null;

end case;

if opcode /= "1111 1111" then

state <= WriteBack;

end if;

when WriteBack  $\Rightarrow$

// also wird der content Acc, wenn GP bei  
z0 already far A (regA) so setzt inst die reg und ce  
nicht (so if!)

pc <= pc + 1;

state <= Fatal;

end case;

end if;

end process;  
and Behavioral;

IN 24	0001 0010
BITREV24	0001 0111
TO565	0001 1001
BITREV16	0001 0111
OUT16	0000 1111
HLT	1111 1111

signal R24 : memory-type :=  
0 => "0001 0010 0000 0000",  
;  
;  
5 => "1111 1111 0000 0000",  
others => (others => '0')  
);

signal R24 : memory-type :=  
"/"  
MVI AL 125 0 => "0000 0101 125 => L1"  
MVI BL 65 1 => "0000 0110 65 => L2"  
MVI CL 25 2 => "0000 0111 25 => L3"  
OUT 24 C 3 =>  
HLT 4 =>  
others => (others => '0')  
)

