SYNCHRONOUS BINARY UP COUNTER

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity SYNCHRONOUS BINARY UP COUNTER is
Port (
       : in STD LOGIC;
  clk
  reset n:in STD LOGIC;
  leds : out STD_LOGIC_VECTOR(2 downto 0) );
end SYNCHRONOUS BINARY UP COUNTER;
architecture Behavioral of SYNCHRONOUS BINARY UP COUNTER is
  signal counter : STD LOGIC VECTOR(2 downto 0) := "000";
  signal slow clk : STD LOGIC := '0';
  signal clk divider: integer range 0 to 12500000 := 0;
begin
  process(clk)
  begin
    if rising edge(clk) then
      if clk divider = 12500000 then
        slow clk <= not slow clk;
        clk divider \le 0;
      else
        clk divider <= clk divider + 1;
      end if;
    end if:
  end process;
  process(reset n, slow clk)
  begin
    if reset n = 0 then
      counter <= "000";
    elsif rising edge(slow clk) then
      counter <= counter + 1;
    end if;
  end process;
  leds <= counter;
end Behavioral;
```