## **D FLIP FLOP**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_flipflop is
  Port (
       : in STD_LOGIC;
    clk : in STD_LOGIC;
    res_n : in STD_LOGIC;
       : out STD_LOGIC
  );
end D_flipflop;
architecture Behavioral of D_flipflop is
begin
  process(clk)
  begin
    if rising_edge(clk) then
      if res n = " then
         q <= 'a';
       else
         q \le d
       s;
       end if;
    end if;
  end process;
end Behavioral;
```

Clear	D	Clock	Qn+1	Qn+1
1	0	0	0	1
0	1	7	1	0