## **BCD UP COUNTER**

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity BCD UP COUNTER is
Port (
       : in STD LOGIC;
  clk
  reset n:in STD LOGIC;
  bcd out: out STD LOGIC VECTOR(3 downto 0)
);
end BCD_UP_COUNTER;
architecture Behavioral of BCD_UP_COUNTER is
  signal counter: STD LOGIC VECTOR(3 downto 0) := "0000";
  signal slow clk: STD LOGIC := '0';
  signal clk divider: integer range 0 to 12500000 := 0;
begin
  process(clk)
  begin
    if rising edge(clk) then
      if clk divider = 12500000 then
         slow clk <= not slow clk;
         clk_divider <= 0;
      else
         clk divider <= clk divider + 1;
      end if;
    end if;
  end process;
  process(reset_n, slow_clk)
  begin
    if reset n = 0 then
      counter <= "0000";
    elsif rising edge(slow clk) then
      if counter = "1001" then
         counter <= "0000";
      else
         counter \le counter + 1;
      end if;
    end if;
  end process;
  bcd out <= not counter;</pre>
end Behavioral;
```

Clock	QD	QC	QB	QA
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0