T FLIP FLOP

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity T flipflop is
  Port (t:in STD LOGIC;
      clk: in STD LOGIC;
      rst: in STD LOGIC;
      q : buffer STD_LOGIC
  );
end T_flipflop;
architecture Behavioral of T flipflop is
  signal div : std logic vector(22 downto 0) := (others => '0');
counter
  signal clkd : std logic;
begin
    process(clk)
  begin
    if rising_edge(clk) then
       div \leq div + 1;
    end if;
  end process;
   clkd \le div(20);
   process(clkd, rst)
  begin
    if rst = '0' then
       q \le '0';
    elsif rising_edge(clkd) then
       if t = '1' then
         q \le not q;
       end if;
    end if;
  end process;
end Behavioral;
```