JK FLIP FLOP WITH ASYNCHRONOUS RESET

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity JK Flipflop is
  Port (
    j
         : in STD LOGIC;
    k
         : in STD LOGIC;
    clk : in STD_LOGIC;
    reset: in STD LOGIC;
          : out STD LOGIC
  );
end JK Flipflop;
architecture Behavioral of JK Flipflop is
  signal div : unsigned(22 downto 0) := (others => '0');
  signal clkd : STD LOGIC := '0';
  signal q int : STD LOGIC := '0';
begin
  process(clk)
  begin
    if rising edge(clk) then
       div \le div + 1;
    end if;
  end process;
  clkd \le div(22);
  process(clkd, reset)
  begin
    if reset = '0' then
       q int \leq '0';
    elsif rising edge(clkd) then
       if (j = '0') and k = '0') then
         -- No change
         null;
       elsif (j = '0' and k = '1') then
         q int <= '0'; -- Reset
       elsif (j = '1' and k = '0') then
         q int <= '1'; -- Set
       elsif (j = '1' and k = '1') then
         q int \leq not q int;
       end if;
```

end if; end process;

Q <= q_int;

end Behavioral;