

VHDL CODE:

Quartus Prime Lite Edition - C:/Users/pacoa/OneDrive/Desktop/HDL Files/Project/qr_trigger_touch - qr_trigger_touch

File Edit View Project Assignments Processing Tools Window Help

qr_trigger_touch

Project Navigator Hierarchy

Entity/Instance

Cyclone IV E: EP4CE6E22C8

qr_trigger_touch

qr_trigger_touch.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity qr_trigger_touch is
6 port (
7     clk      : in std_logic;
8     touch    : in std_logic;
9     trigger   : out std_logic;
10 );
11 end entity;
12
13 architecture Behavioral of qr_trigger_touch is
14     constant COUNT_1MS : integer := 50_000;
15     signal debounce_counter : integer range 0 to COUNT_1MS := 0;
16
17     signal touch_debounced : std_logic := '0';
18     signal touch_sync : std_logic_vector(1 downto 0) := "00";
19     signal trigger_active : std_logic := '0';
20     signal pulse_counter : integer range 0 to COUNT_1MS * 10 := 0;
21
22 begin
23     process(clk)
24     begin
25         if rising_edge(clk) then touch_sync <= touch_sync(0) & touch;
26
27         if touch_sync(1) /= touch_sync(0) then
28             debounce_counter <= 0;
29         elsif debounce_counter < COUNT_1MS then
30             debounce_counter <= debounce_counter + 1;
31         else
32             touch_debounced <= touch_sync(1);
33         end if;
34     end if;
35 end process;
36
37 process(clk)
38 begin
39     if rising_edge(clk) then
40         if touch_debounced = '1' and trigger_active = '0' then
41             trigger_active <= '1';
42             pulse_counter <= 0;
43         elsif trigger_active = '1' then
44             if pulse_counter < COUNT_1MS * 10 then -- 10 ms pulse
45                 pulse_counter <= pulse_counter + 1;
46             else
47                 trigger_active <= '0';
48             end if;
49         end if;
50     end if;
51 end process;
52
53 trigger <= trigger_active;
54 end architecture;
```

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols

Processors and Peripherals

University Program

Search for Partner IP

Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning

System Processing (11)

100% 00:00:15