



EC/EE/CS & IT/IN

Digital Electronics

Combinational Circuit

MUX/MUXER

LECTURE NO. 4



Chandan Jha Sir (CJ Sir)

बिना संघर्ष कोई महान नहीं होता
बिना कुछ किये जय जय कार नहीं होता
जब तक नहीं पड़ती हथोड़े की चोट
तब तक कोई पत्थर भी
लोगों के लिए भगवान नहीं होता

ABOUT ME

- Cleared Gate Multiple times with double Digit Rank (AIR 23, AIR 26)
- Qualified ISRO Exam
- Mentored More then 1 Lakhs+ Students (Offline & Online)
- More then 250+ Motivational Seminar in various Engineering College including NITs & Some of IITs



Chandan Jha


DON'T CARE CONDITION

Combination of inputs on which the output may or may not depends are called don't care condition.


Sunday → Evening
6:00 PM.

Ex. 9. Find the minimized Boolean expression for the function given as


$$f(A, B, C) = \sum m(0, 2, 3, 4) + \sum d(1, 6, 7)$$



Ex. 10. Find the minimized Boolean expression for the function given as
 $f(A, B, C, D) = \sum m(0, 2, 4, 6, 7, 8, 10, 11, 12, 14, 15) + \sum d(1, 3)$



Ex. 11 Find the minimized Boolean expression for the function given as $f(A, B, C, D) = \sum m(0, 3, 6, 7, 9, 14) + \sum d(1, 4, 5, 11, 13, 15)$



$$\bar{A}\bar{C} + B\bar{C} + B\bar{D}$$



Ans

POS FORM Question

Product of Sum

Ex. 12. Find the minimized Boolean expression for the function given as

$$f(A, B, C) = \pi M(0, 2, 3, 4, 6, 7)$$



$$\bar{F} = \bar{C} + B$$

$$F = \overline{\bar{C} + B} = \overline{\bar{C} \cdot \bar{B}} = \overline{\bar{B} \cdot C} = \underline{\underline{B \cdot C}}$$

$$f(A, B, C) = \prod M(0, 2, 3, 4, 6, 7) \rightarrow \text{POS.}$$


$$= \sum m(1, 5)$$

	$\bar{B}C$	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}	0	00	01	11	10
A	1	0	1	0	0

$\bar{B}C$
Arg
=

Ex. 13. Find the minimized Boolean expression for the function given as

$$f(A, B, C, D) = \pi M(0, 2, 3, 4, 7, 8, 10, 11, \underline{13}, \underline{14}, 15)$$



POS

$$(\bar{A} + \bar{B} + \bar{D}) \cdot (\bar{A} + \bar{C}) \cdot (A + C + D)$$


SOP

$$(B + D) \cdot (C\bar{C} + \bar{D})$$

$B + D$

$\bar{A} + \bar{C}$

$\bar{A} + \bar{B} + \bar{D}$




$$\textcircled{\bar{A} + B}$$

P_W

$$f(A, B) = \bar{A}\bar{B} \cdot 0 + \bar{A}B \cdot 1 + 0\bar{B} \cdot 0 + AB \cdot 1$$

$$= \Sigma m(0, 1, 3)$$



$$\textcircled{\bar{A}C}$$

Ans

$$f(A, B, C) = \bar{A}\bar{B} \cdot C + \bar{A}B \cdot C$$

$$= \bar{A}C(\bar{B} + B)$$

$$= \textcircled{\bar{A}C}$$

→ standard canonical

$$f(A, B, C, D) = \bar{A}\bar{B}\bar{C} \cdot 1 + \bar{A}\bar{B}C \cdot 1 + ABCD \\ + AB\bar{C}D$$


		$\bar{B}C$	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$B\bar{C}$
		00	01	11	10	01
		\bar{A}	0	1	1	1
A	0	1	1			
A	1			1	1	

$$f(A, B, C, D) = \bar{A}\bar{B}\bar{C}(\bar{D}+D) + \bar{A}\bar{B}C(\bar{D}+D)$$


$$= \cancel{\bar{A}\bar{B}\bar{C}D} + \cancel{\bar{A}\bar{B}CD} + \cancel{\bar{A}\bar{B}C\bar{D}} + \cancel{\bar{A}\bar{B}CD} \\ + ABCD + AB\bar{C}D$$

$$= \sum m(0, 1, 2, 3, 13, 15)$$

$$f(A, B, C, D) = \sum m(0, 1, 2, 3, 13, 15)$$



Ans



$$f(A, B, C, D) = \overline{A} \overline{B} \overline{C} \cdot 1 + \overline{A} \overline{B} C \cdot 1 + A B C D + A B \overline{C} D$$

3 Variable

$\overline{A} \overline{B} + A B D$

And

Implicants , Prime Implicants, Essential Prime Implicants

$$= \sum m(0, 1, 3, 6, 7)$$

Ex $f(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}\bar{C} + ABC$

		$\bar{B}C$	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$B\bar{C}$
		00	01	11	10	
A	0	1				
	1				1	

$$= \bar{A}\bar{B} + A\bar{B} + \bar{A}C \quad \checkmark$$

Implicants = 5

Prime Implicants = 4

Essential prime

Implicants = 2

		$\bar{B}C$	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$B\bar{C}$
		00	01	11	10	
A	0	1	1			
	1			1	1	

$$= \bar{A}\bar{B} + A\bar{B} + B\bar{C} \quad \checkmark$$

Ex

		$\bar{B}C$	$\bar{B}\bar{C}$	BC	$B\bar{C}$
		00	01	11	10
\bar{A}	0	✗	✗		✗
	1		✗	✗	✗

$$= \bar{A}\bar{B} + B\bar{C} + AC \quad \checkmark$$

Implicants = 6


Prime Implicants = 6

 EPI = O

		$\bar{B}C$	$\bar{B}\bar{C}$	BC	$B\bar{C}$
		00	01	11	10
\bar{A}	0	1	1		1
	1		1	1	1

$$= \bar{A}\bar{C} + \bar{B}\bar{C} + AB \quad \checkmark$$

Ex




$$I = 8$$

$$PI = 5$$

$$EPI = 4$$

~~$$RPI = 1$$~~

P_W



$$\begin{aligned} I &= 7 \\ PI &= 6 \\ EPI &= 2 \end{aligned}$$



Darr
ke aage
jeet
hai



Designing of Combinational Circuit

Step 1. Find the number of inputs & output


Step 2. Write the truth table.

Step 3. Write the logical Expression.


Step 4. Minimize the logical Expression.

Step 5. Hardware Implementation.

MULTIPLEXER



→ MUX → universal logic ✓
→ MUX → AND-OR logic ✓




$$2^n \rightarrow 1$$

$$x = 0, 1$$

$$2$$

Ex. 1. Design a 2 x 1 MUX?

Step-1. Number of input 2 outputs



Step 2. Truth table.

S_0	Y
0	I_0
1	I_1


Step 3. Logical expression

$$y = \bar{s}_0 I_0 + s_0 I_1$$

Step 4. Minimization


$\xrightarrow{\text{SOP}}$

Step 5. Hardware implementation



MUX \rightarrow AND- OR Logic


De-MUX \rightarrow AND Logic



Ex. 2. Design a 4x1 MUX?

8


Step-1. Number of input & outputs



Step 2. Truth table.

MUX

S_1	S_0	Y
0	0	I_0
0	1	\bar{I}_1
1	0	\bar{I}_2
1	1	\bar{I}_3




Step 3. Logical expression



Step 4. Minimization

Step 5. Hardware implementation

Design a 8x1 MUX

TYPE -1 Designing of higher order MUX by using lower order MUX

P
W



Ex. 2. 2×1 MUX $\xrightarrow{\frac{8}{2} + \frac{4}{2} + \frac{2}{2}}$ 8×1 MUX

$$4 + 2 + 1 = \oplus =$$

Ex. 3. 2×1 MUX $\xrightarrow{\frac{16}{2} + \frac{8}{2} + \frac{4}{2} + \frac{2}{2}}$ 16×1 MUX

$$8 + 4 + 2 + 1 = 15 =$$


2×1 MUX $\xrightarrow{2^h - 1}$ $2^n \times 1$ MUX

Ex. 3. 4×1 MUX ----- \rightarrow 16×1 MUX


$$\frac{16}{4} + \frac{4}{4} = 4 + 1 = \textcircled{5}$$

Ex. 4. 4×1 MUX ----- \rightarrow 8×1 MUX

$$\frac{8}{4} + \frac{2}{4} = 2 + 1 = \textcircled{3}$$



$$4 \times 1 \xrightarrow{\frac{8}{4} + \frac{2}{4}} 8 \times 1 \text{ MUX}$$
$$2+1=3$$



$$\frac{64}{4} + \frac{16}{4} + \frac{4}{4}$$



Ex. 5. 4×1 MUX ----- $\rightarrow 64 \times 1$ MUX

$$16 + 4 + 1 = 21$$



\equiv

TYPE -2 MUX AS A UNIVERSAL LOGIC



1. Not Gate



2. AND GATE





3. OR GATE




4. NAND GATE


Q



5. NOR GATE




2



6. XOR GATE




2



7. XNOR GATE

Q




Q.

P
W



Type-3 Minimization

Ex. 1.




$$\begin{aligned}
 f(A, B, C) &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + AC \\
 &= \bar{A}\bar{B}\bar{C} + \bar{A}B(\bar{C} + C) + AC \\
 &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}BC + AC \\
 &= \sum m(0, 2, 3, 7)
 \end{aligned}$$

	\bar{C}	C		
\bar{B}	00	01	11	10
0	1			
1			1	1

$$\bar{A}\bar{C} + BC \quad \text{Ans}$$


Ex.



$$f(A, B, C, D) = \sum m(0, 1, 4, 7, 10, 11, 12)$$


Ex. GATE

HW




P
W

Ex.





Type-4 Cascading of MUX

$$(A+B)C = P$$




$$(P + \bar{D})(\bar{D} + D)$$

$$P + \bar{D}$$



P
W

3 Sec



Ang



THANK
You! ☺






EC/EE/CS & IT/IN

Digital Electronics

Combinational Circuit-
COMPARATOR,
HA,FA,Multiplexer

LECTURE NO. 5



Chandan Jha Sir (CJ Sir)

मंजिल यूँ ही नहीं
मिलती राही को,
जूनून सा दिल में
जगाना पड़ता है,
पूछा चिड़िया से
कि घोसला कैसे बनता है
वो बोली कि तिनका-तिनका
उठाना पड़ता है.

ABOUT ME

- Cleared Gate Multiple times with double Digit Rank (AIR 23, AIR 26)
- Qualified ISRO Exam
- Mentored More then 1 Lakhs+ Students (Offline & Online)
- More then 250+ Motivational Seminar in various Engineering College including NITs & Some of IITs



Chandan Jha

Logic GATE

→ INVERTER

$$f = \frac{I}{2N \times \tau_{pd}}$$

AND

OR

$$\left. \begin{array}{l} Y = AB \\ Y = A+B \end{array} \right\} \begin{array}{l} TPL \rightarrow 1 \\ ECL \rightarrow 0 \end{array}$$

Sunday → Monday

NAND

$$Y = \overline{A \cdot B}$$

NOR

?

$$Y = \overline{A + B}$$

POS

SOP

→ AND-OR

NAND-NAND

$A \bar{B} + C \bar{D} \rightarrow \beta$


AOI

→ OR-AND

NOR-NOR

$$f = (A+B)(C+D) \longrightarrow \text{POS}$$

NOR?



XOR

$$A \oplus A = 0$$

$$A \oplus 0 = A$$

$$A \oplus \bar{A} = 1$$

$$A \oplus 1 = \bar{A}$$

$$\underline{A \oplus B \oplus C = \sum m(1, 2, 4, 7)}$$

X-NOR

$$A \odot A = 1$$

$$A \odot 1 = A$$

$$A \odot \bar{A} = 0$$

$$A \odot 0 = \bar{A}$$

1947

BJT

1947

BJT

$$\underbrace{(A \oplus B) \oplus C}_{=} = A \oplus B \oplus C$$

Boolean algebra.

$$\Rightarrow A + \overbrace{B C} = (A + B) \cdot (A + C)$$

$$\Rightarrow AB + \overline{A}C + BC = AB + \overline{A}C$$

$$\Rightarrow (\overbrace{A + B}^1) (\overbrace{\overline{A} + C}^1) = AC + \overline{A}B$$

$$\Rightarrow \overline{ABC} = \overline{A} + \overline{B} + \overline{C}$$

$$\overline{ABC} = \overline{A} \cdot \overline{B} \cdot \overline{C}$$

SOP
POS

K-MAP

↳ Gray code

↳ cyclic

Reflecting code

unity hamming distance code.

SOP, dont

POS

I, PI, EPI

CJ BABA RULE

	A	B	C	
A				
B	0	00	01	11
C	0	00	01	11
1	10			

Handwritten annotations:

- Row 0, Column 0: L (pink oval)
- Row 0, Column 1: 1 (green oval)
- Row 0, Column 2: 1 (green oval)
- Row 1, Column 3: 1 (pink oval)
- Row 1, Column 4: 1 (pink oval)

$$\{\bar{A}\bar{B}, AB, \bar{A}C, BC\}$$

EPI

$$= \bar{A}\bar{B} + AB + \bar{A}C$$

SPI

$$I = 5$$

$$PI = 4$$

$$EPI = 2$$

	A	B	C	
A				
B	0	00	01	11
C	0	00	01	11
1	10			

Handwritten annotations:

- Row 0, Column 0: 1 (pink oval)
- Row 0, Column 1: 1 (pink oval)
- Row 1, Column 2: 1 (green oval)
- Row 1, Column 3: 1 (pink oval)
- Row 1, Column 4: 1 (pink oval)

$$= \bar{A}\bar{B} + AB + BC$$


SPI

RPI

RPI

SPI \rightarrow Selective prime Implicant

RPI \rightarrow Reduced prime Implicant



$$PL = 6$$

$$I = 9$$

$$EPI = 4$$

$$SPI = 1$$


$$RPI = 1$$

Combinational circuit


MUX → universal logic.



AND- OR




Type -5. Implementation of function



Ex. Implement the function given below
by using 8x1 Mux

$$f(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$$
$$= \sum m(0, 1, 4, 7)$$



Type -5. Implementation of function


Ex. Implement the function given below

by using **4x1 Mux**

$$\begin{aligned}f(A, B, C) &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC \\&= \sum m(0, 1, 4, 7)\end{aligned}$$

→ no. of select line = 2

1. AB as a select line
2. BC as a select line
3. AC as a select line



Type -5. Implementation of function


Ex. Implement the function given below

by using 4x1 Mux

$$f(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$$

$$= \sum m(0, 1, 4, 7)$$

1. AB as a select line



	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	AB
\bar{C}	$\bar{A}\bar{B}\bar{C}$ 0	$\bar{A}B\bar{C}$ 2	$A\bar{B}\bar{C}$ 4	ABC 6
C	$\bar{A}Bc$ 1	$\bar{A}Bc$ 3	$A\bar{B}c$ 5	$A B c$ 7
	1	0	\bar{C}	C


Type -5. Implementation of function

Ex. Implement the function given below

by using 4x1 Mux

$$\begin{aligned} f(A, B, C) &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC \\ &= \sum m(0, 1, 4, 7) \end{aligned}$$

3. AC as a select line



	$\bar{A}\bar{C}$	$\bar{A}C$	$A\bar{C}$	AC
\bar{B}	$\bar{A}\bar{B}\bar{C}$ 0	$\bar{A}\bar{B}C$ 1	$A\bar{B}\bar{C}$ 4	$A\bar{B}C$ 5
B	$\bar{A}B\bar{C}$ 2	$\bar{A}BC$ 3	$AB\bar{C}$ 6	ABC 7
	\bar{B}	\bar{B}	\bar{B}	B

W

$$f(A, B, C) = \sum m(0, 1, 4, 7)$$

Q = $B \oplus C$ as a select line.

Comment Box


Type -5. Implementation of function

Ex. Implement the function given below

by using 4x1 Mux

$$f(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$$

2. BC as a select line



Type -5. Implementation of function


Ex. Implement the function given below

by using 2x1 Mux

$$f(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$$

Q $\stackrel{?}{=}$ $f(A, B, C) = \sum m(0, 1, 4, 7) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$

Implement by using 2x1 MUX ?.



$\bar{B}C$	\bar{A}	\checkmark
BC	A	\checkmark
$\bar{B}C$	$\bar{A}\bar{B}\bar{C}$	0
BC	$\bar{A}\bar{B}C$	1
$\bar{B}\bar{C}$	$A\bar{B}\bar{C}$	4
$B\bar{C}$	$A\bar{B}C$	5
$\bar{B}C$	$AB\bar{C}$	6
$B\bar{C}$	ABC	7
$\bar{B}\bar{C} + B\bar{C}$	$\bar{B}\bar{C} + BC$	
$B(\bar{C} + C)$	$B\oplus B$	

Hw


Ex. $f(A,C,B,D) = \Sigma m (0, 1, 3, 5, 7, 9, 12, 15)$

P
W

1. ABD as select line

2. ACD as a select line.





$$S_0 = 0$$

Case (1) $S_0 = 0$

$$\text{Delay} = 1 \text{ ns}$$

Case (2) $S_0 = 1$

$$\text{Delay} = 2 \text{ ns}$$


Minimum Delay = 1 ns.

Maximum Delay (Delay) = 2 ns

Type -6. Delay in MUX

Q. The propagation delays of the XOR gate, AND gate and multiplexer (MUX) in the circuit shown in the figure are 4 ns, 2 ns and 1 ns, respectively.

If all the inputs P, Q, R, S and T are applied simultaneously and held constant, the maximum propagation delay of the circuit is



Case(1) $T=0$

$$\text{AND} + \text{MUX}(2) \\ 2 + 1 = \underline{\underline{3 \text{ ns}}}$$

Case(2) $T=1$

$$\text{AND} + \text{MUX}(1) + \text{AND} + \text{MUX}(2) \\ 2 + 1 + 2 + 1 = \underline{\underline{6 \text{ ns}}}$$

DESIGNING OF COMBINATIONAL CIRCUIT

- ✓ Step 1. Find the number of inputs and outputs.
- ✓ Step 2. Write the truth table.
- ✓ Step 3. Write the logical expression.
- ✓ Step 4. Minimize the logical expression.
- ✓ Step 5. Hardware implementation.

Magnitude

Single digit 15 - 80 EC (20)
Comparator

World

GATE

~~SOX~~

ISRO
K-NAP
Network

ONE BIT MAGNITUDE COMPARATOR

Step-1.



Step-2. Truth table

A	B	X	Y	Z
0	0	0	0	1
0	1	0	1	0
1	0	1	0	0
1	1	0	0	1


Step 3.

$$X(A > B) = A \bar{B}$$

$$Y(A < B) = \bar{A}B$$

$$Z(A = B) = \bar{A}\bar{B} + A\bar{B} = A \text{ OR } B$$

Step 4:



One bit comparator

Total combination = 4

Equal combination = 2

Unequal combination = 2

Greater = Less = 1

TWO BIT MAGNITUDE COMPARATOR


Step-1




P
W

	A		B		$A \geq B$	$(A < B)$	$(A = B)$
Step	A_1	A_0	B_1	B_0	x	y	z
0	0	0	0	0	0	0	1
1	0	0	0	1	0	1	0
2 → 6	0	0	1	0	0	1	0
3 →	0	0	1	1	0	1	0
4 →	0	1	0	0	1	0	0
5 →	0	1	0	1	0	0	1
6 →	0	1	1	0	0	1	0
7 → 0	0	1	1	1	0	1	0
8 → 1	0	0	0	0	1	0	0
9 → 1	0	0	0	1	1	0	0
10 → 1	0	1	0	0	0	0	1
11 → 1	0	1	1	0	0	1	0
12 → 1	1	0	0	0	1	0	0
13 → 1	1	0	1	1	0	0	0
14 → 1	1	1	0	0	1	0	0
15 → 1	1	1	1	1	0	0	1

$$X(A \geq B) = \sum m(4, 8, 9, 12, 13, 14)$$



$$Y(A < B) = \sum m(1, 2, 3, 6, 7, 11)$$



$$\chi(A > B) = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0 \leftarrow \text{minimized expression}$$

$$= A_1 \bar{B}_1 + \bar{A}_1 A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 B_1 \bar{B}_0$$

$$= A_1 \bar{B}_1 + (\bar{A}_1 \bar{B}_1 + A_1 B_1) \cdot A_0 \bar{B}_0$$

$$\Psi(A < B) = \bar{A}_1 B_1 + \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_0 B_1 B_0$$

Semimimized

$$\boxed{\Psi(A \neq B) = \bar{A}_1 B_1 + (A_1 \odot B_1) \bar{A}_0 B_0} \rightarrow \text{Minimized}$$

$$\boxed{\mathcal{R}(A = B) = (A_1 \odot B_1) \cdot (A_0 \odot B_0)}$$

Two bit comparator

Total combination = 16

Equal combination = 4

Unequal combination = 12

(Greater = Less = 6)

Three bit comparator

Total combination = 64

Equal combination = 8

Unequal combination = 56

Greater = Less = 28

"n" bit comparator


Total combination = 2^{2n}

Equal combination = 2^n

Unequal combination = $2^{2n} - 2^n$

Greater = Less = $\frac{2^{2n} - 2^n}{2}$

Semiminimized



$$A > B \Rightarrow A_1 \bar{B}_1 + (A_1 \odot B_1) \cdot A_0 \bar{B}_0$$

$$A < B \Rightarrow \bar{A}_1 B_1 + (A_1 \odot B_1) \bar{A}_0 B_0$$


$$A = B \nRightarrow (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

$$A > B \xrightarrow{\checkmark} A \bar{B}$$

$$A < B \Rightarrow \bar{A} B$$

$$A = B \Rightarrow A \odot B$$

P
W



A > B

$$A_2 \bar{B}_2 + (A_2 \odot B_2) A_1 \bar{B}_1 + (A_2 \odot B_2) \cdot (A_1 \odot B_1) A_0 \bar{B}_0$$

A < B

$$\bar{A}_2 B_2 + (A_2 \odot B_2) \bar{A}_1 B_1 + (A_2 \odot B_2) \cdot (A_1 \odot B_1) \cdot \bar{A}_0 B_0$$

A = B

$$(A_2 \odot B_2) \cdot (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

$$\rightarrow 2^{2^n}$$

$$\rightarrow 2^n$$

$$\rightarrow 2^{2^n} - 2^n$$

$$\rightarrow \overbrace{2^n - 2^n}^2$$

प्रेसोंग्लैज़र

जुनून होना चाहिए
लक्ष्य को पाने के लिए,
सपना तो हर कोई देखता है
दूसरों को बताने के लिए.




Multiplexer

2 bit multiplier

$$\begin{array}{r}
 A \rightarrow A_1 \quad A_0 \\
 B \rightarrow B_1 \quad B_0 \\
 \hline
 \end{array}$$

$$\begin{array}{c}
 C_0 \quad A_1 B_0 \\
 A_1 B_1 \quad A_0 B_1 \\
 \hline
 \end{array}
 \times
 \begin{array}{c}
 A_1 B_0 \\
 A_0 B_1 \\
 \hline
 \end{array}$$

$$\begin{array}{cccc}
 C_1 & S_2 & S_1 & S_0 \\
 P_1 & P_2 & P_1 & P_0 \\
 \downarrow & \downarrow & \downarrow & \downarrow \\
 \end{array}$$



“सोचने से मिलते नहीं
तमन्नाओं के शहर मंज़िल को
पाने के लिए चलना भी
जरूरी है”

$$f = A + BC$$

NAND = ?

NOR = ?

8.000 ANY

Y T



THANK
You! ☺





EC/EE/CS & IT/IN

Digital Electronics

Combinational circuit -

Parallel Adder

LECTURE NO. 6



Chandan Jha Sir (CJ Sir)

बस कर्म तुम्हारा कल होगा
और कर्म मे अगर सचाई हैं तो
कर्म कहा निष्फल होगा
हर एक संकट का हल होगा
बो आज नहीं तो कल होगा

लोहा जितना तपता हैं
उतनी ही ताकत भरता हैं
सोने को जितनी आग लगे
बो उतना प्रखर निखरता हैं
हिरे पर जितनी धार लगे
बो उतना खूब चमकता हैं
मिट्टी का बतेन पकता हैं
तब धून पर खूब खनकता हैं

सूरज जँसा बजना हैं तो
सूरज जितना जलना होगा
नदियोंसा आदर पाना हैं
तो परबत छोड निकलना होगा
और हम आदम के बेटे हैं
क्यों सोचे राह सरल होगा
कुछ व्यादा बक्क लगेगा पर
संघर्ष जरूर सफल होगा
हर एक संकट का हल होगा
बो आज नहीं तो कल होगा

GEES





QUESTION



The combinational circuit given below implements which of the following

- A. NAND
- B. NOR
- C. X OR
- D. NONE



$$\begin{aligned}
 Y &= \bar{B}\bar{C} \cdot \bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} \\
 &= \bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} \\
 &= \cancel{\bar{x}} + \bar{A}\bar{x} = (\bar{A} + \bar{x})(\bar{x} + x) \\
 &= \bar{A} + \bar{x} \\
 &= \overline{\bar{A} \cdot x} = \overline{A \cdot B \cdot C}
 \end{aligned}$$

$\bar{B}\bar{C} = x$




QUESTION




The combinational circuit given below,
output Q will be

- A. $A \oplus B \oplus C$
- B. ABC
- C. $AB+C$
- D. $A+B+C$



$$Q = \bar{A}\bar{B}C + \bar{A}B + A\bar{B} + AB$$





QUESTION



In 8 bit comparator total number of combination will be

- A. 128K
- B. 64K
- C. 32K
- D. none

'n' bit comparator

$$2^{2n}$$

$$2^{2 \times 8} = 2^{16} \Rightarrow 2^6 \cdot 2^{10} \Rightarrow 64 \text{ K}$$

$$2^{10} = K$$

$$2^{20} = M$$

$$2^{30} = G$$

ABOUT ME

- Cleared Gate Multiple times with double Digit Rank
(AIR 23, AIR 26)
- Qualified ISRO Exam
- Mentored More than **1 Lakhs+** Students (Offline & Online)
- More than **250+** Motivational Seminar in various Engineering College including NITs & Some of IITs



Chandan Jha

RECAPE



n bit comparator

$$T.C = 2^{2n}$$

$$\text{Equal} \Rightarrow 2^n$$

$$\text{Unequal or m} \Rightarrow 2^{2n} - 2^n$$

$$\text{Greater=Less} = \frac{2^{2n} - 2^n}{2}$$



Semiminimized Expression

$$A > B$$

$$A_1 \bar{B}_1 + (A_1 \oplus B_1) A_0 \bar{B}_0$$


$$A < B$$

$$\bar{A}_1 B_1 + (A_1 \oplus B_1) \bar{A}_0 B_0$$

$$A = B$$


$$(A_1 \oplus B_1) (A_0 \oplus B_0)$$

$$\underline{A + BC}$$



③

$$A + \overbrace{BC} = (A + B)(A + C)$$



③



HALF ADDER



→ 2 bit adder

$$\begin{array}{r} 0 \\ + 0 \\ \hline 00 \end{array}$$

Carry Sum

$$\begin{array}{r} 0 \\ + 1 \\ \hline 01 \end{array}$$

$$\begin{array}{r} 1 \\ + 0 \\ \hline 01 \end{array}$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline 10 \end{array}$$

Carry Sum


$$\begin{array}{r} 1 \\ + 1 \\ \hline 10 \end{array}$$



HALF ADDER

P
W

Step-1.



Step-2.

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Step 3.


$$\text{Sum} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Carry} = AB$$

Step 4.





Step 5.





HALF ADDER





FULL ADDER



Step 3. & Step 4

Step 2:

	A	B	C	Sum	Carry
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0
3	0	1	1	0	1 ✓
4	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
7	1	1	1	1	1

$$\text{Sum} = \sum m(1, 3, 7, 9) = A \oplus B \oplus C$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$

$$= \bar{A}Bc + \bar{A}\bar{B}c + AB\bar{C} + ABC$$

$$= (\bar{A}B + A\bar{B})C + AB(C\bar{C} + C)$$

$$= AB + (A \oplus B) \cdot C$$



$$= AB + BC + AC$$

=====

Sum = $A \oplus B$



Carry = AB

HALF

ADDER/SUBTRACTOR

NAND/NOR

5





FULL ADDER



→ 3 bit adder

$$\begin{array}{r} 0 \\ 0 \\ 0 \\ \hline 0 \end{array}$$

↑
carry
sum

$$\begin{array}{r} 0 \\ 0 \\ + 1 \\ \hline 0 \ 1 \end{array}$$

$$\begin{array}{r} 0 \\ 1 \\ + 1 \\ \hline 1 \ 0 \end{array}$$

$$\begin{array}{r} 1 \\ 1 \\ + 1 \\ \hline 1 \ 1 \end{array}$$



Full adder


✓ Sum = $A \oplus B \oplus C$

$$\left\{ \begin{array}{l} \text{Carry} = AB + BC + AC \\ = (A \oplus B)C + AB \\ = \bar{A}\bar{B}C + A\bar{B}C + AB\bar{C} + ABC \end{array} \right.$$

ER.CJHA @GMAIL.COM



FULL ADDER



$$1 \text{ Full adder} = 2 \text{ HA} + 1$$



WATE


GENOP



FULL ADDER



→ Number of NAND = 9






QUESTION

$$T_{\text{sum}} = 50 \text{ ns} \quad T_{\text{carry}} = 45 \text{ ns}$$

P
W

A full adder is implemented with two half adders and one OR gate. OR gate is used to derive the final carry function of full adder. In each half adder, $T_{\text{sum}} = 25 \text{ ns}$ and $T_{\text{carry}} = 20 \text{ ns}$ and $T_{\text{OR}} = 25 \text{ ns}$. The minimum time required to derive both the sum and carry function of a full adder after applying the inputs is _____ ns

Maximum Time



70 ns


=

Minimum Time

$$20 + 25 = 45 \text{ ns}$$


$$50 \text{ ns}$$

$$\begin{aligned} C_{o+1} &= 20 + 25 \\ &= 45 \text{ ns} \end{aligned}$$




minimum delay

min delay



$$\text{Minimum Delay} = \text{Min}\{T_1, T_2\} + T_{OR}$$





PARALLEL ADDER

4 bit parallel adder



4 bit parallel adder

$$\begin{aligned}
 &\rightarrow 3 \text{ FA} + 1 \text{ HA} \\
 \cancel{\Delta} &\rightarrow 7 \text{ HA} + 3 \text{ OR GATE} \\
 &\rightarrow 4 \text{ FA} \\
 &=
 \end{aligned}$$

n bit parallel adder


$$\begin{aligned}
 &\rightarrow (n-1) \text{ FA} + 1 \text{ HA} \\
 &\rightarrow (2n-1) \text{ HA} + (n-1) \text{ OR} \\
 &\rightarrow n \cdot \text{ FA}
 \end{aligned}$$



PARALLEL ADDER



RIPPLE CARRY ADDER



n bit Ripple carry adder

Maximum Delay


$$T = (n-1)T_{\text{carry}} + \text{Max}\{T_{\text{sum}}, T_{\text{carry}}\}$$



PARALLEL ADDER

P
W

$X \text{-OR} \rightarrow 2 \text{ns}$
 $\text{AND/OR} \rightarrow \underline{1 \text{ns}}$



Maximum Delay

$$\left. \begin{array}{l} T_{AND}/T_{OR} = 1 \text{ ns} \\ T_{X-OR} = \underline{\underline{2 \text{ ns}}} \end{array} \right\} \begin{array}{l} T_{sum} = 4 \text{ ns} \\ T_{carry} = \underline{\underline{4 \text{ ns}}} \end{array}$$

$$T = (n-1) \{ T_{AND} + T_{OR} \} + \max \{ T_{sum}, T_{carry} \}$$

$$T = (4-1) \{ 1 + 1 \} + \max \{ 4, 4 \} \quad n \rightarrow \underline{\text{no. of bits}}$$

$$= 3 \times 2 + 4 \quad \text{ns}$$

$$= \underline{\underline{10 \text{ ns}}}$$



QUESTION



A 16-bit ripple carry adder is realized using 16 identical full adders. The carry propagation delay of each full adder is 12 ns and the sum propagation delay of each full adder is 15 ns. The worst case delay of this 16 bit adder will be ____ ?

- A. 195
- B. 220
- C. 250
- D. NONE

$$\begin{aligned}T &= (n-1) T_{\text{carry}} + \text{Max}\{T_{\text{sum}}, T_{\text{carry}}\} \\&= (16-1) \cdot 12 \text{ ns} + \text{Max}\{15 \text{ ns}, 12 \text{ ns}\} \\&= 15 \times 12 + 15 \\&= \underline{\underline{195 \text{ ns}}}\end{aligned}$$



QUESTION



4-bit parallel binary adder is built using four full adders. If each full adder takes 44ns to produce the sum bit and 14ns to produce carry bit, then the time required for addition of two 4-bit numbers is.

- A. 100
- B. 86
- C. 126
- D. NONE

$$T_{\text{sum}} = 44 \text{ ns}$$

$$n = 4$$

$$T_{\text{carry}} = 14 \text{ ns}$$

$$\begin{aligned} T &= (n-1)T_{\text{carry}} + T_{\text{sum}} \\ &= 3 \times 14 + 44 \\ &= \underline{86 \text{ ns}} \end{aligned}$$



QUESTION

PYQ

$$T_{AND}/T_{OR} = 1.2 \mu s$$
$$T_{XOR} = 2.4 \mu s$$

A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary adder is implemented by using full adders. The total propagation time of this 4-bit binary adder in microseconds is,

- A. 19.2
- B. 12
- C. 25
- D. NONE




Figure-I




Figure-II

Hb ?

$$\left. \begin{array}{l} T_{AND} = 3 \text{ ns} \\ T_{OR} = 2 \text{ ns} \\ T_{XOR} = 5 \text{ ns} \end{array} \right\}$$


n=4 bit

$$T = (n-1) \{ T_{AND} + T_{OR} \} + \text{Max} \{ T_{sum}, T_{carry} \}$$

$$= 3 \times \{ 1.2 + 1.2 \} + 4.8$$

$$= 3 \times 2.4 + 4.8$$

$$= 12.0$$





QUESTION



HW

Figure I shows a 4-bits ripple carry adder realized using full adders and Figure II shows the circuit of a full-adder (FA). The propagation delay of the XOR, AND and OR gates in Figure II are 20 ns, 15 ns and 10 ns respectively. Assume all the inputs to the 4-bit adder are initially reset to 0.

At $t=0$, the inputs to the 4-bit adder are changed to

$$X_3 X_2 X_1 X_0 = 1100, Y_3 Y_2 Y_1 Y_0 = 0100,$$

$$\text{And } Z_0 = 1$$

The output of the ripple carry adder will be stable at t (in ns) = _____




Figure-I




Figure-II





10 AM





P
W

ER.CJHA@GMAIL.COM

Digital Electronics

L-line



8:00 AM



Digital Electronics

Latches & SR Flip Flops



LECTURE NO. 7



Chandan Jha Sir (CJ Sir)





निगाहों में मंज़िल थी, गिरे और
गिरकर सम्भालते रहे
हवाओं ने बहुत कोशिश की,
मगर चिराग अंशियाँ में भी
जलते रहे

SUGGEST



LATCHES & SR FF

SEQUENTIAL CIRCUIT

Latches
Flip-Flop

Registers
Counter

1. A circuit with feedback and memory are called sequential circuit.
2. Output of the sequential circuit depends on previous output as well as present state of input.

{ Dynamic circuit }



LATCHES

→ Even


- ↗ Basic memory element ✓
- Latches are level triggered ✓
- Latches has two output which is complement of each other



LATCHES & SR FF



LATCHES




"Basic memory element"



LATCHES & SR FF



LATCHES







LATCHES & SR FF



LATCHES





LATCHES & FLIP FLOP


P
W

गालत है नहीं करें

forbidden रेखा

don't care

Invalid



X	Y	Q	\bar{Q}
0	0	1	0
0	1	0	1
1	0	0	1
1	1	Q	\bar{Q}


(NAND)

A	B	y
0	0	1
0	1	1
1	0	1
1	1	0



LATCHES & FLIP FLOP

SET-RESET LATCH





NAND

A	B	Y
0	0	1
0	1	1
1	0	0



SR Latch








LATCHES & FLIP FLOP



R-S Latch



S	R	Q	\bar{Q}
0	0	Q	\bar{Q}
0	1	0	1
1	0	1	0
1	1	X	X

HOLD


Reset

Set

NOR		\overline{Y}
A	B	
0	0	1
0	1	0
1	0	0
1	1	0



LATCHES & FLIP FLOP



$$\left\{ \begin{array}{l} Q \odot Q = 1 \\ Q \odot 1 = Q \\ \bar{Q} \odot 1 = \bar{Q} \end{array} \right.$$

$$\left\{ \begin{array}{l} Q \odot \bar{Q} = 0 \\ Q \odot 0 = \bar{Q} \\ \bar{Q} \odot 0 = Q \end{array} \right.$$

P
W


X	Y	Q	\bar{Q}
✓ 0	0	Q	\bar{Q}
✓ 0	1	\bar{Q}	Q X
✓ 1	0	\bar{Q}	Q X
1	1	\bar{Q}	Q ✓

Toggle

LATCHES & FLIP FLOP



MA Latch



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0



M	A	Q	Q̄
0	0	1	0
0	1	1	0
1	0	Q	Q̄
1	1	1	0



QUESTION




Consider a latch circuit shown in figure below. Which of the following set of input is invalid for circuit?

- A. $R=0 H=0 \rightarrow Q=0 \quad \bar{Q}=1$ Valid
- B. $R=0 H=1 \rightarrow Q=Q \quad \bar{Q}=\bar{Q}$ Hold (Valid)
- C. $\checkmark R=1 H=0 \rightarrow Q=1 \quad \bar{Q}=1$ Invalid
- D. $R=1 H=1 \rightarrow Q=1 \quad \bar{Q}=0$ Valid


E. Sir, Mai Gmajni hu.

		OR	AND
A	B	Y	Y
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	1



CJ hatch.

H.W






QUESTION



Consider a latch circuit shown in figure below. Which of the following set of input is invalid for circuit?

- A. R=0 H=0
- B. R=0 H=1
- C. R=1 H=0
- D. R=1 H=1





ABOUT ME

- Cleared Gate Multiple times with double Digit Rank
(AIR 23, AIR 26)
- Qualified ISRO Exam
- Mentored More then 1 Lakhs+ Students (Offline & Online)
- More then 250+ Motivational Seminar in various Engineering College including NITs & Some of IITs




Chandan Jha





- {

 ① Circuit Diagram
 ② Truth table
 ③ Characteristic Table
 ④ Characteristic Equation
 ⑤ Excitation Table
 ⑥ State Diagram
 }






LATCHES & FLIP FLOP



① Circuit Diagram



② Truth Table

S	R	Q_{n+1}	\bar{Q}_{n+1}
0	0	Q_n	\bar{Q}_n
0	1	0	1
1	0	1	0
1	1	X	X

→ HOLD

RESET

SET

invalid / forbidden / don't care, don't touch



LATCHES & FLIP FLOP



③ Characteristic Table :-

S	R	Q_n	Q_{n+1}
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

S	R	Q_{n+1}
0	0	Q_n
0	1	0 ✓
1	0	1
1	1	X

$$Q_{n+1}(S, R, Q_n) = \sum m(1, 4, 5) + \sum d(6, 7)$$



LATCHES & SR FF



④ Characteristic Equation

$$Q_{n+1}(S, R, Q_n) = \sum m(1, 4, 5) + \sum d(6, 7)$$

		$\bar{R}Q_n$	$\bar{R}\bar{Q}_n$	$R\bar{Q}_n$	RQ_n
		00	01	11	10
		S	\bar{S}		
\bar{S}	0				
S	1	1	1	X	X

$Q_{n+1} = S + \bar{R}\bar{Q}_n$


⑤ Excitation Table.

Q_n	Q_{n+1}	S	R
0	0	0	X↑
0	1	1	0
1	0	0	1
1	1	X↓	0

C.F.

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	X
1	1	1	X

⑥ State Diagram



Final state: $E.F$

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

RECAPE

Circuit Diagram



Truth Table



Char. Table → Excitation Table → State Diagram



Char. Equation

Truth
Table

C	J	Q_{n+1}
0	0	0
0	1	\bar{Q}_n
1	0	1
1	1	Q_n

- ① Char. T
- ② char. Eq
- ③ Excitation Table
- ④ State Diagram





EC/EE/CS & IT/IN

Digital Electronics

**JK Flip Flop, D &
T Flip Flop ,
Designing of Flip
flop**

LECTURE NO. 8



Chandan Jha Sir (CJ Sir)



कोशिश करने वालों की हार नहीं होती


कोशिश करने वालों की हार नहीं होती,
लहरों से डरकर नौका पार नहीं होती।
नन्हीं चीटी जब दाना लेकर चलती है,
चढ़ती दीवारों पर, सौ बार फिसलती है।
मन का विश्वास रगों में साहस भरता है,
चढ़कर गिरना, गिरकर चढ़ना ना अखरता है।
आखिर उसकी मेहनत बेकार नहीं होती,
कोशिश करने वालों की हार नहीं होती।
झुबकियां सिंधु में गोताखोर लगाता है,
जा जाकर खाली हाथ लौट आता है।
मिलते नहीं सहज ही मोती गहरे पानी में,
बढ़ता दुगुना उत्साह इसी हैरानी में।
मुट्ठी उसकी खाली हर बार नहीं होती,
कोशिश करने वालों की हार नहीं होती।
असफलता एक चुनौती है, इसे स्वीकार करों,
क्या कमी रह गयी, देखों और सुधार करों
जब तक न सफल हो, नींद चैन से त्यागो तुम
संघर्ष का मैदान छोड़कर मत भागो तुम।
कुछ किये बिना ही जय जयकार नहीं होती,
कोशिश करने वालों की हार नहीं होती।




RECAPE

Latches.

SR-Latch



S-R Flip-Flop.



Characteristic

Equation

$$\{ Q_{n+1} = S + \bar{R}Q_n$$

Excitation Table

S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	X

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

TOPICS TO BE COVERED

01 JK Flip Flop

02 D Flip Flop

03 T Flip Flop

04 Designing of Flip Flops

JK Flip Flop

Jack Keilby

(1) Symbol



(2) Truth Table

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

JK Flip Flop

(3) Characteristic Table

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\overline{Q_n}$

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0
†	1	1	0

JK Flip Flop

(4) Characteristic Equation

$$Q_{n+1}(J, K, Q_n) = \sum m(1, 4, 5, 6)$$

JK $\times Q_n$

	00	01	11	10
0	0	1		
1	1	1	0	1

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

JK Flip Flop

(5) Excitation Table


Q_n	Q_{n+1}	J	K
0	0	0	X ↑
0	1	1	X
1	0	X	1
1	1	X ↓	0

characteristic Table.

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


JK Flip Flop

(6) State Diagram





Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Triggering




Race around Problem :-



To avoid Race Around Problem


- ① $T_{PW} < \tau_{pdff} < T_{CLK}$
- ② Master-Slave circuit



DJ Wale Babu → Ashmit

$t=0$

$t=10\text{ min}$



CJ

S

Sp

Rj

DR

Nishu

Rahul


AR

unicorn

D Flip Flop



Data, transparent

(1) Symbol



(2) Truth Table

D	Q_{n+1}
0	0
1	1



D Flip Flop

(3) Characteristic Table

D	Q _n	Q _{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

$$\begin{aligned} Q_{n+1} &= D \bar{Q}_n + D Q_n \\ &= D (\bar{Q}_n + Q_n) \\ &= D \end{aligned}$$

D Flip Flop

(4) Characteristic Equation

$$Q_{n+1} = \bar{D}$$

$$\begin{array}{l} \text{SR} \\ Q_{n+1} = S + \bar{R} Q_n \end{array}$$

$$\begin{array}{l} \text{JK} \\ Q_{n+1} = J \bar{Q}_n + \bar{K} Q_n \end{array}$$

$$\begin{array}{l} \text{DFF} \\ Q_{n+1} = D \end{array}$$

D Flip Flop

(5) Excitation Table


Q_n	Q_{n+1}	D	
0	0	0 ✓	
0	1	1 ✓	
1	0	0 ✓	
1	1	1 ✓	

D	Q_n	Q_{n+1}
0 ✓	0	0
0	1	0
1	0	1
1	1	1

$$Q_{n+1} = D$$

D Flip Flop

(6) State Diagram




Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

इतिहास का महान

चित्रकार


PICASSO



T Flip Flop

Toggle FF

(1) Symbol



(2) Truth Table

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

T Flip Flop

(3) Characteristic Table

$$\begin{array}{l} T=0 \\ \quad Q_{n+1} = \overline{Q_n} \\ T=1 \\ \quad Q_{n+1} = \overline{Q_n} \end{array}$$

$$Q_{n+1} = \overline{T} Q_n + T \overline{Q_n}$$

$$Q_{n+1} = T \oplus Q_n$$

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

T Flip Flop

(4) Characteristic Equation

$$Q_{n+1} = T \oplus Q_n$$

T Flip Flop

(5) Excitation Table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0


$$Q_{n+1} = T \oplus Q_n$$

$T = Q_n \oplus Q_{n+1}$

D Flip Flop

P
W

(6) State Diagram




Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	1
1	1	0

Q.1

The J-K FF shown below is initially cleared and then clocked for 5 pulses, the sequence at the Q output will be

- A. 010000
- B. 011001
- C. 010010
- D. 010101



$$0 \rightarrow 1 \rightarrow 0 \rightarrow 1 \rightarrow 0 \rightarrow 1$$

Q.1

For the circuit given below x & y condition will be-

- A. x stable y toggle
- B. x toggle y stable
- C. x & y both toggle
- D. x & y both stable

Designing of Flip Flops

available FF → Desired FF
E
C.

- ✓ Step (1) : Write the characteristic table of desired Flip Flop.
- ✓ Step (2) : Write the excitation table of available Flip Flop.
- { Step (3) : Write the logical expression.
Step (4) : Minimize the logical expression.
Step (5) : Hardware implementation.

CD
chara. table
Desired

Q.2



Design a D FF by using T FF?

Excitation Table:

Step 1.

Step 2.

D	Q_n	Q_{n+1}	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0



Step 3. $T = \bar{D}Q_n + D\bar{Q}_n$

$(T = D \oplus Q_n)$

Step 4.

Q.3

Design a D FF by using SR Flip Flop?


Step-1Step-2.

<u>D</u>	<u>Q_n</u>	<u>Q_{n+1}</u>	<u>S</u>	<u>R</u>
0	0	0	0	X
0	1	0	0	1
1	0	1	1	0
1	1	1	X	0

$$\text{Step 3. } S(D, Q_n) = \sum m(2) + \sum d(3)$$

Step 4.

S⇒



$$S = \bar{D}$$



$$R(D, Q_n) = \sum m(1) + \sum d(0)$$



ER.CJHA@gmail.com

$$S = \bar{D}$$

$$R = \bar{D}$$



Q.4

Design a D FF by using JK FF?

P
W

How

D	Q_n	Q_{nt}	J	K	$f(D, Q_n)$	$f(D, Q_n)$
0	0	0	0	0	0	0
0	1	0	1	0	1	1
1	0	1	0	1	0	0

Q.5

Design a JK FF by using SR FF?

Q.6

Design a JK FF by using SR FF?

Q.7

Design a CJ by using SR FF?

C	J	Q_{n+1}
0	0	1
0	1	0
1	0	\bar{Q}_n
1	1	Q_n

(\rightarrow chandan tha)

Comment

$$S = ?$$

$$R = ?$$

$$S = (C, J, R, D)$$

$$R = (C, J, D, R)$$

Step (1)

C	J	Q_n	Q_{n+1}	S	R
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

C	J	Q_{n+1}
0	0	1
0	1	0
1	0	Q_n
1	1	Q_n

Flip Flops

Discussion







EC/EE/CS & IT/IN

Digital Electronics

Asynchronous Counter

LECTURE NO. 9



Chandan Jha Sir (CJ Sir)

जिंदगी कि असली उड़ान बाकी है
जिंदगी के कई इम्तेहान अभी बाकी है
अभी तो नापी है मुट्ठी भर जमीन हमने
अभी तो सारा आसमान बाकी है



Design a CJ by using SR FF?

C	J	Q_{n+1}
0	0	1
0	1	0
1	0	$\overline{Q_n}$
1	1	Q_n

Step-1 & step 2.



C	J	Q _n	Q _{n+1}	S	R
0	0	0	1	1	0
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	0	1
1	1	0	0	0	X
1	1	1	1	X	0

C	J	Q _{n+1}
0	0	1
0	1	0
1	0	<u>Q_n</u>
1	1	<u>Q_n</u>

Q _n	Q _{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	X	X	0

Step 3]
[Step 4]

$$S(C, J, Q_n) = \sum m(0, 4) + \sum d(1, 7)$$

~~C J Qn~~

00	01	11	10
0	1	X	
1	1		X


$S = \bar{J} \bar{Q}_n$

$$R(C, J, Q_n) = \sum m(3, 5) + \sum d(2, 6)$$

~~C J Qn~~

00	01	11	10
0			
1	1		X


$R = C \bar{J} Q_n + C J$



Design a JK FF by using SR FF FF?

J	K	Q_n	Q_{n+1}	S	R
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			


TOGGLE MODE OF THE FLIP FLOP





$$f_{CLK} = \frac{1}{T_{clk}}$$

Q_{n+1}



$$f_0 = \frac{1}{2T_{clk}} = \frac{f_{CLK}}{2}$$




TOGGLE MODE OF THE FLIP FLOP




TOGGLE MODE OF THE FLIP FLOP




TOGGLE MODE OF THE FLIP FLOP




TOGGLE MODE OF THE FLIP FLOP



TOGGLE MODE OF THE FLIP FLOP



TOGGLE MODE OF THE FLIP FLOP



1. Counter are used to count number of clock.
2. Counters are also known as frequency divider circuit.


~~①~~ Synchronous counter

~~②~~ Asynchronous counter

	UP	DOWN	RANDOM ✓
1	5	1	
2	4	3	
3	3	9	
4	2	5	
5	1	4	

Synchronous Counters

1. All the flip flops are connected with same clock.




- ② fast
③ All type of counting are possible.
④ Ex. Ring, Johnson counter

Asynchronous Counters

1. Only one Flip Flop having External clock and the outputs of that flip flop will be clock for the next flip flop



- ③ slow
③ Generally UP & DOWN counting are possible.
④ Ex. Ripple counter



$$\left(\begin{array}{cc} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array} \right)$$


Maximum number of States = 2^n

$n \rightarrow \underline{\text{Number of FF}}$


MOD

P
W


Number of states used by the counter.



MOD=5



MOD=5



MOD=5

Q = MOD-10 counter

no. of FF?

$$M \leq 2^n$$

$$n \geq \log_2 M$$

$$n \geq \log_2 10$$

$$n \geq 3 \cdot \text{something}$$

$$\boxed{n \approx 7}$$

$$\boxed{\text{MOD}(M) \leq 2^n}$$

$$M \leq 2^n$$


$$\boxed{n \geq \log_2 M}$$

7.10
NOTE

1.



2.



BCD

→ Binary coded decimal.

→ Every decimal number are represented by 4 bit.

BCD

100

101

102

103

104

105

106

107

108

MOD-10

0	→ 0000
1	→ 0001
2	→ 0010
3	→ 0011
4	→ 0100
5	→ 0101
6	→ 0110
7	→ 0111
8	→ 1000
9	→ 1001

BCD

Q When MOD '5' counter is cascaded by MOD '2' counter
Then it will become.

~~(A) MOD-10 counter~~

(B) BCD counter

~~(C) Both (A) & B~~

(D) MOD '7' counter

(E) Sir, Mujhe afa to hai par mai batunga nahi.

$$5 \times 2 = \underline{\underline{10}}$$


MOD

काम करो ऐसा कि एक पहचान बन जाए, ✓
हर कदम ऐसा चलो कि निशान बन जाए,
यहां जिंदगी तो हर कोई काट लेता है,
जिंदगी जियो इस कदर कि मिसाल बन जाए।

ASYNCHRONOUS COUNTER


→ All the FF's are used in toggle MOD.

Ripple counter → 3 bit



- ✓ Q_A will toggle for every -ve edge of the external clock.
- ✓ Q_B will toggle when Q_A goes from $1 \rightarrow 0$
- ✓ Q_C will toggle when Q_B goes from $1 \rightarrow 0$.


Asynchronous Counter



Ext. clk


P W

clock	Q_C	Q_B	Q_A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0



(MOD-'8' UP RIPPLE COUNTER)

Asynchronous Counter



clock	Q_C	Q_B	Q_A
0	0	0	0
1	1	1	1
✓2	1	1	0
3	1	0	1
✓4	1	0	0
✓5	0	1	1
✓6	0	1	0
✓7	0	0	1
✓8	0	0	0

$000 \rightarrow 111 \rightarrow 110 \rightarrow 101 \rightarrow 100 \rightarrow 011 \rightarrow 010 \rightarrow 001 \rightarrow 00$

MOD-8 DOWN RIPPLE COUNTER

Asynchronous Counter

clock	Q_C	Q_B	Q_C
0			
1			
2			
3			
4			
5			
6			
7			
8			

Asynchronous Counter

clock	Q_C	Q_B	Q_C
0			
1			
2			
3			
4			
5			
6			
7			
8			

Asynchronous Counter

Bubble

$0 \rightarrow -ve.$

$\bar{Q} \rightarrow -ve$



$-ve \rightarrow UP$

$+ve \rightarrow DOWN$

clock	Q_c	Q_B	Q_c
0			
1			
2			
3			
4			
5			
6			
7			
8			

Asynchronous Counter


$-V_e \rightarrow \underline{UP}$
 $+V_e \rightarrow \underline{DOWN}$




Asynchronous Counter

P
W

$n \rightarrow q^n$




DOWN



Down count

Asynchronous Counter

$$MOD = 2^4 = 16$$



MOD 16-down Ripple counter

clock	Q _C	Q _B	Q _A	Clr
0				
1				
2				
3				
4				
5				
6				
7				
8				

Asynchronous Counter

LDL




11PM


1000 → 500
200
100
50
20
10
5
2
1
0

clock	Q _C	Q _B	Q _A	Clr
0				
1				
2				
3				
4				
5				
6				
7				
8				

Reset (Clr)




Preset



Asynchronous Counter

MOD. 5 UP COUNTER



(UP)


$$Clr = Q_C \bar{Q}_B \bar{Q}_A$$

1 0 1

5 MOD

P
W

clock	Q_c	Q_B	Q_A	$Clr = Q_C \bar{Q}_B \bar{Q}_A$
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	0
5	10	00	10	10
6	0	0	1	0
7	0	1	0	0
8	0	1	1	0



MOD = 5


A hand-drawn circle contains the text "MOD = 5". The circle is roughly centered below the sequence of binary strings. The text is written in a cursive style.

जीत की खातिर बस जूनून चाहिए,
जिसमें उबाल हो ऐसा खून चाहिए,
ये आसमान भी आ जाएंगा ज़मीन पर,
बस इरादों में जीत की गुँज चाहिए।

Asynchronous Counter

clock	Q_c	Q_B	Q_c	Clr
0				
1				
2				
3				
4				
5				
6				
7				
8				

SHANDAR ❤



$$clr = \bar{Q}_D \bar{Q}_C \bar{Q}_B \bar{Q}_A$$



MOD-9 UP
Ripple counter


Asynchronous Counter

$Q_0 \ Q_1 \ Q_2 \ Q_3$

? Design a BCD counter

$$\underline{\text{Clr}} =$$

Q. Which type of counter is shown below?



$$(I_r = Q_2 \bar{Q}_1 \bar{Q}_0)$$

| 0 | 1 = 5

A

mod 5 down counter

B

mod 5 up counter

C


mod 6 up counter

D

mod 6 down counter

Q. Consider the following counter

If counter starts at 000, what will be the count after 13 clock pulses?



HW

Comment

A 100

C 110

B 101

D 111

= सपने उनके सच होते हैं,
जिनके सपनों में जान होती है,
पँखो से कुछ नहीं होता,
हौसलो से उड़ान होती है।



THANK
You! ☺





EC/EE/CS & IT/IN

Digital Electronics



synchronous Counter

LECTURE NO. **10**



Chandan Jha Sir (CJ Sir)



TOGGLE MODE OF THE FLIP FLOP





$$f_0 = \frac{1}{2T_{CK}} = \frac{f_{CLK}}{2}$$




TOGGLE MODE OF THE FLIP FLOP




TOGGLE MODE OF THE FLIP FLOP




TOGGLE MODE OF THE FLIP FLOP




TOGGLE MODE OF THE FLIP FLOP



TOGGLE MODE OF THE FLIP FLOP



TOGGLE MODE OF THE FLIP FLOP



1. Counter are used to count number of clock.
2. Counters are also known as frequency divider circuit.


~~①~~ Synchronous counter

~~②~~ Asynchronous counter

	UP	DOWN	RANDOM
1	5	1	
2	4	3	
3	3	9	
4	2	5	
5	1	4	

Synchronous Counters


1. All the flip flops are connected with same clock.




2. fast
3. All type of counting are possible.
4. Ex. Ring, Johnson counter

Asynchronous Counters

1. Only one Flip Flop having External clock and the outputs of that flip flop will be clock for the next flip flop



2. slow
3. Generally UP & DOWN counting are possible.
4. Ex. Ripple counter



$$\left\{ \begin{array}{cc} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array} \right\}$$

Maximum number of States = 2^n






$n \rightarrow \underline{\text{Number of FF}}$

MOD

P
W

Number of states used by the counter.



MOD=5

MOD=5

MOD=5

Q MOD-10 counter
no. of FF?

$$\text{MOD}(M) \leq 2^n$$

$$M \leq 2^n$$

$$n \geq \log_2 M$$

$$n \geq \log_2 10$$

$$n \geq 3. \text{something}$$

$$\boxed{n \approx 7}$$

$$M \leq 2^n$$


$$\boxed{n \geq \log_2 M}$$

7.10
NOTE

1.



2.



BCD

→ Binary coded decimal.

→ Every decimal number are represented by 4 bit.

BCD

100

101

102

103

104

105

106

107

108

109

109

100

101

102

103

104

105

106

107

108

109

109

MOD-10

0	→ 0000
1	→ 0001
2	→ 0010
3	→ 0011
4	→ 0100
5	→ 0101
6	→ 0110
7	→ 0111
8	→ 1000
9	→ 1001

BCD

Q When MOD'5 counter is cascaded by MOD·2 counter
Then it will become.

~~(A)~~ MOD-10 counter

(B) BCD counter

~~(C)~~ Both (A) & B


(D) MOD-7 counter

(E) Sir, Mujhe aata hai par mai batunga nahi.

$$5 \times 2 = \underline{\text{10}} \quad \checkmark$$

MOD


Asynchronous Counter



Ext. clk


P W

clock	Q_C	Q_B	Q_A
0	0	0	0
1	0	0	1
2	0	1	0
3 ✓	0	1	1
4 ✓	1	0	0
5 ✓	1	0	1
6 ✓	1	1	0
7 ✓	1	1	1
8	0	0	0



(MOD-'8' UP RIPPLE COUNTER)

Asynchronous Counter



$\frac{1}{F}$

0



clock	Q_c	Q_B	Q_A
0	0	0	0
1	1	1	1
✓2	1	1	0
3	1	0	1
✓4	1	0	0
5	0	1	1
✓6	0	1	0
7	0	0	1
✓8	0	0	0

$000 \rightarrow 111 \rightarrow 110 \rightarrow 101 \rightarrow 100 \rightarrow 011 \rightarrow 010 \rightarrow 001 \rightarrow 000$

MOD-8 DOWN RIPPLE COUNTER

Asynchronous Counter

Bubble

Q → -ve.

\bar{Q} → -ve



-ve → UP
+ve → DOWN

clock	Q_c	Q_B	Q_c
0			
1			
2			
3			
4			
5			
6			
7			
8			

Asynchronous Counter

P
W


$-V_e \rightarrow \underline{\text{UP}}$
 $+V_e \rightarrow \underline{\text{DOWN}}$




Asynchronous Counter

P
W

$n \rightarrow q^n$




DOWN



Asynchronous Counter

$$\text{MOD} = 2^4 = 16$$




MOD 16-down Ripple counter



clock	Q _C	Q _B	Q _A	Clr
0				
1				
2				
3				
4				
5				
6				
7				
8				

Asynchronous Counter

P
W




clock	Q_C	Q_B	Q_C	Clr
0				
1				
2				
3				
4				
5				
6				
7				
8				



$$f_{Q_A} = \frac{1}{2T_{CLK}} = \frac{f_{CLK}}{2} \quad Q_A$$

$$f_{Q_B} = \frac{1}{4T_{CLK}} = \frac{f_{CLK}}{4} \quad Q_B$$

$$f_{Q_C} = \frac{1}{8T_{CLK}} = \frac{f_{CLK}}{8} \quad Q_C$$



10 min


✓

10 min

✓

10 min

✓




T_{CO}


30 min

$3 \times 10 \text{ min}$

$n \times T_{PD}$



CLOCK



$$T_{clk} \geq 3\tau_{pd_{ff}}$$

"n" FF

$$T_{clk} \geq n \cdot \tau_{Pdff}$$

$$\frac{1}{T_{clk}} \leq \frac{1}{n \cdot \tau_{Pdff}}$$

$$f_{clk} \leq \frac{1}{n \cdot \tau_{Pdff}}$$

$$(f_{clk})_{\max} = \frac{1}{n \cdot \tau_{Pdff}}$$

$T_{clk} \geq$ Sum of Delay of all the FF

(Asynchronous)

Q In BCD counter. Delay of FF is 10ns.

all FF are identical.

Find the clock frequency for stable operation?

$$f_{clk} \leq \frac{1}{n \cdot T_{PdFF}}$$

$$\leq \frac{1}{4 \times 10 \times 10^{-9}} \text{ Hz}$$

$$\leq \frac{10^9}{4 \times 10} \text{ Hz}$$

$$\leq \frac{1000 \times 10^6}{9.818} \text{ Hz}$$

$f_{clk} = 25 \text{ MHz}$


MOD = 10

$N \leq 2^n$


$n \geq \log_2 N$

$n \approx 9$

Reset (Clr)




Preset



Asynchronous Counter

MOD. 5 UP COUNTER



$$Clr = Q_C \bar{Q}_B \bar{Q}_A$$

↓ ↓ ↓

1 0 1

P
W

clock	Q_c	Q_B	Q_A	$Clr = Q_C \bar{Q}_B \bar{Q}_A$
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	0
5	10	00	10	10
6	0	0	1	0
7	0	1	0	0
8	0	1	1	0

\checkmark
 $000 \rightarrow 001 \rightarrow 010 \rightarrow 011 \rightarrow \overline{100}$

↑
↓


MOD = 5

जीत की खातिर बस जूनून चाहिए,
जिसमें उबाल हो ऐसा खून चाहिए,
ये आसमान भी आ जाएंगा ज़मीन पर,
बस इरादों में जीत की गुँज चाहिए।

Asynchronous Counter

clock	Q_c	Q_B	Q_c	Clr
0				
1				
2				
3				
4				
5				
6				
7				
8				


BCD Ripple counter:



$$Clr = \bar{Q}_D \bar{Q}_C \bar{Q}_B \bar{Q}_A$$

$1010 \rightarrow 10 \rightarrow \underline{\text{MOD}}$

SHANDAR ❤



$$Clr = Q_D \bar{Q}_C \bar{Q}_B \bar{Q}_A$$




MOD-9 UP
Ripple counter

Asynchronous Counter

$Q_0 Q_1 Q_2 Q_3$

Q Design a BCD counter

$$\underline{\text{Clr}} =$$




$$Clr = \overline{Q_C} + \overline{Q_B} + \overline{Q_A}$$


$$Clr = \overline{Q_C} \cdot \overline{Q_B} \cdot \overline{Q_A}$$

0 | 1 | 1 → MOD 3

Asynchronous Counter

Mod. 3 Down Ripple counter





$$Clr = Q_D \cdot Q_C \cdot \bar{Q}_B \cdot \bar{Q}_A$$

$$\begin{array}{c} 1 \ 1 \ 0 \ 1 \\ -\cancel{1}3 \\ \hline \end{array}$$

$$\underline{\text{Full}} \rightarrow \underline{16}$$

$$\underline{\text{UP}} \rightarrow \underline{13}$$

$$\text{DOWN} = \text{Full} - \text{UP}$$

$$= 16 - 13$$

$$= \cancel{3}$$


Q Design MOD-13 Down Ripple counter by using 4 FF's.

$$\text{FULL-UP} = \text{DOWN}$$

$$\begin{aligned} \text{UP} &= \text{FULL-DOWN} \\ &= 16 - 13 = 3 \end{aligned}$$

$$3 = 0011$$

$$\text{Clr} = \bar{Q}_D \bar{Q}_C \bar{Q}_B \bar{Q}_A$$



$$16 - 3 = 13$$

down

$$\text{Clr} = \bar{Q}_D \bar{Q}_C \bar{Q}_B \bar{Q}_A$$


$$0011 \rightarrow \text{UP} = 3$$



Synchronous counter


- ① Ring counter
- ② Johnson counter

RING COUNTER :-



Clock

Clock	Q _A	Q _B	Q _C
0	0	0	0
1	1	0	0
2	0	1	0
3	0	0	1
4	1	0	0



MOD = 3





$$\left(\begin{array}{ccccc} 1 & 0 & 0 & 0 & \\ 0 & 1 & 0 & 0 & \\ 0 & 0 & 1 & 0 & \\ 0 & 0 & 0 & 1 & \end{array} \right) \text{ MOD } 4$$




N bit Ring counter

MOD = N.

Symbolic Representation:




Self starting Ring counter





Johnson counter

- ↳ Twisted Ring counter
- ↳ Creeping counter
- ↳ Mobies counter
- ↳ Walking counter



Clock	Q_A	Q_B	Q_C
0	0	0	0
1	1	0	0
2	1	1	0
3	1	1	1
4	0	1	1
5	0	0	1
6	0	0	0
7	1	0	0

$\left\{ \begin{array}{l} 000 \\ 100 \\ 110 \\ 111 \\ 011 \\ 001 \end{array} \right\}$ MOD b

4 bit Johnson counter


0 0 0 0
 1 0 0 0
 1 1 0 0
 1 1 1 0
 1 1 1 1
 0 1 1 1
 0 0 1 1
 0 0 0 1


8 MOD

Used state = MOD = 2^N
 = .

N bit Johnson counter

Symbolic Representation





LOCKOUT PROBLEM

CLOCK	Q_1	Q_2	Q_3
0	0	1	0
1	1	0	1
2	0	1	0
3	1	0	1
4	0	1	0


LOCK

into unused state

Unused → 0 1 0

0 0 0
0 0 1
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1

Unused → 1 0 1





Synchronous counter Design

Step 1 : Write the present and Next state.

Step 2 . Write the excitation table of Flip-Flop

Step 3. Write the logical expression

Step 4. Minimization

Step 5 → Hardware Implementation

Q Design a Synchronous counter by using T-FF which count

$Q_1 Q_0$
 $\{ 00 \rightarrow 01 \rightarrow 10 \rightarrow 11 \}$

Step 1

Step 2

Q_1	Q_0	Q_1^+	Q_0^+	T_1	T_0
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1

Step 3.]
Step 4]


$$T_1 = \bar{Q}_1 Q_0 + Q_1 Q_0$$

$$T_1 = Q_0 (\bar{Q}_1 + Q_1)$$

$$\boxed{T_1 = Q_0}$$

$$\boxed{T_0 = 1}$$


Step 5:



CHAMKA

CLOCK	Q_1	Q_0
0	0	0
1	0	1
2	1	0
3	1	1
4	0	0

Q. Which type of counter is shown below?



$$(J_2 = \bar{Q}_2 \bar{Q}_1 \bar{Q}_0)$$

| 0 | = 5

A

mod 5 down counter

B

mod 5 up counter

C


mod 6 up counter

D

mod 6 down counter

Q. Consider the following counter

If counter starts at 000, what will be the count after 13 clock pulses?



HW

Comment

A

100

B

101

C

110

D

111

= सपने उनके सच होते हैं,
जिनके सपनों में जान होती है,
पँखो से कुछ नहीं होता,
हौसलो से उड़ान होती है।

THANK
You! ☺





EC/EE/CS & IT/IN


Digital Electronics

NUMBER SYSTEM

LECTURE NO. 11



Chandan Jha Sir (CJ Sir)



टूटने लगे होसले तो ये याद
बिना मेहनत के तख्तो-ताज नहीं मिलते,
दृढ़ लेते हैं अंधेरों में मंजिल अपनी,
क्योंकि जुगनू कभी रौशनी के मोहताज़ नहीं होते...

ABOUT ME

- Cleared Gate Multiple times with double Digit Rank
(AIR 23, AIR 26)
- Qualified ISRO Exam
- Mentored More then **1 Lakh+** Students (Offline & Online)
- More then **250+** Motivational Seminar in various Engineering College including NITs & Some of IITs



Chandan Jha

SYNCHRONOUS COUNTER

STEP 1. Write the Present and next state.

STEP 2. Write the Excitation Table of FF.

STEP 3. Write the Logical Expression.

STEP 4. Minimize the Logical expression.

STEP 5. Hardware Implementation.

Q

Design a Synchronous Counter by using "T" Flip Flop
which count the sequence

P
W

$$0 \rightarrow 2 \rightarrow 3 \rightarrow 0 \quad \left\{ \underbrace{00 \rightarrow 10 \rightarrow 11 \rightarrow 00 \rightarrow \dots} \right\}$$

Method ①

Step 1

Q_1	Q_0	Q_1^+	Q_0^+	T_1	T_0
0	0	1	0	1	0
1	0	1	1	0	1
1	1	0	0	1	1


Step 3

Step 4. $T_1 = \overline{Q}_1 \overline{Q}_0 + Q_1 Q_0$

$$T_1 = Q_1 \odot Q_0$$


$$T_0 = Q_1 \overline{Q}_0 + Q_1 Q_0$$

$$T_0 = Q_1$$



$Q_1 \rightarrow$ Not used

Clock	Q ₁	Q ₀
0	0	0
1	1	0
2	1	1
3	0	0
4	1	0



Method ② Without lockout design . { $00 \rightarrow 10 \rightarrow 11 \rightarrow 00$ }

Step 1.

Step 2.



Q_1	Q_0	Q_1^+	Q_0^+	T_1	r_0
0	0	1	0	1	0
0	1	X	X	X	X
1	0	1	1	0	1
1	1	0	0	1	1

Step 3

Step 4


$\circled{T_1} \rightarrow$

$\rightarrow r_0$




$$T_1 = \bar{Q}_1 + Q_0$$

$$r_0 = Q_1$$




CLOCK	Q ₁	Q ₀
0	0	0
1	1	0
2	1	1
3	0	0
4	1	0

01 → Unwed



No lockout problem

Cary
Series synchronous counter.



$$t_{clk} \geq t_{pd_{dff}} + (n-2)t_{pd_{AND}}$$

$$f_{clk} \leq \frac{1}{t_{pd_{dff}} + (n-2)t_{pd_{AND}}}$$

parallel carry synchronous counter

$$T_{C_{LK}} \geq \tau_{Pd_{ff}} + \tau_{Pd_{AND}}$$

$$f_{C_{LK}} \leq \frac{1}{\tau_{Pd_{ff}} + \tau_{Pd_{AND}}}$$

कामयाबी मुझे ना मिले ये अलग बात हैं।
पर मैं मेहनत ही न करूँ ये गलत बात हैं।



Nikhil ✓ 8

Final

48 ✓

100 ✓ 200

43 ✓

~~Brahma~~ ✓ 63
57

Rohit ✓

~~Rohit~~

91 ✓

93 ✓

19 ✓

10 ✓

78 ✓

Q

Design a Synchronous Counter by using T Flip Flop which
count the sequence

**P
W**

HW

$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 0$

NUMBER SYSTEM

- ✓ BASE CONVERSION
- ✓ MAGNITUDE REPRESENTATION

जो मुस्कुरा रहा है उसे दर्द ने पाला होगा
जो चल रहा है उसके पाँव में छाला होगा
बिना संघर्ष के इंसान चमक नहीं सकता
जो जलेगा उस दिये में तो उजाला होगा

can't say

(12C)
13, 14, 15, 16

BASE(RADIX)

$$\left(101\right)_n \quad \left(12\right)_{n=13,14,15,16}$$

P
W

BASE(RADIX)	DIGIT
2	0, 1
3	0, 1, 2
4	0, 1, 2, 3
5	0, 1, 2, 3, 4
6	0, 1, 2, 3, 4, 5
7	0, 1, 2, 3, 4, 5, 6,
Octal	0, 1, 2, 3, 4, 5, 6, 7
9	0, 1, 2, 3, 4, 5, 6, 7, 8

BASE(RADIX)	DIGIT
Binary	0 - 9
10	0 - 9, A
11	0 - 9, A, B
12	0 - 9, A, B, C
13	0 - 9, A, B, C, D
14	0 - 9, A, B, C, D, E
15	0 - 9, A, B, C, D, E, F
16	0 - 9, A - F

Coefficient

$$(523)_{10} = 5 \times 10^2 + 2 \times 10^1 + 3 \times 10^0$$

$$(a_3 \ a_2 \ a_1 \ a_0)_r$$

$$\begin{matrix} r^3 & r^2 & r^1 & r^0 \\ a_3 & a_2 & a_1 & a_0 \end{matrix}$$

Binary

(1 0 1 1)₂

2³ 2² 2¹ 2⁰

1 0 1 1

Any Base to Decimal Conversion:

$$(a_3 \gamma^3 + a_2 \gamma^2 + a_1 \gamma^1 + a_0 \cdot \gamma^0 + a_{-1} \gamma^{-1} + a_{-2} \gamma^{-2})_\gamma = (?)_{10}$$

$$\left[(a_3 \times \gamma^3) + (a_2 \times \gamma^2) + (a_1 \times \gamma^1) + (a_0 \times \gamma^0) + (a_{-1} \times \gamma^{-1}) + (a_{-2} \times \gamma^{-2}) \right]_{10}$$

Ex① Binary to Decimal

$$(1011 \cdot 11)_2 = (?)_{10}$$

$$(1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2})_{10}$$

$$8 + 0 + 2 + 1 + 0.5 + 0.25 \Rightarrow (11.75)_{10}$$

Ex. Octal to Decimal

$$(623)_8 = (?)_{10}$$

$8^2 \ 8^1 \ 8^0$

$$6 \times 8^2 + 2 \times 8^1 + 3 \times 8^0$$

$$= 6 \times 64 + 16 + 3$$

$$= (403)_{10}$$

ANS

Ex. Hexadecimal to Decimal

$$(A2F)_{16} = (?)_{10}$$

$16^2 \ 16^1 \ 16^0$

$$A \times 16^2 + 2 \times 16^1 + F \times 16^0$$

$$10 \times 16^2 + 2 \times 16 + 15$$

$$(260F)_{10}$$

ANS

P
W

$$\left. \begin{array}{l} A=10 \\ B=11 \\ C=12 \\ D=13 \\ E=14 \\ F=15 \end{array} \right\}$$

Any Base to Decimal Conversion:

Ex. Determine the base of the numbers in each case for the following operations to be correct:

a) $14/2 = 5$

b) $54/4 = 13$

c) $24 + 17 = 40$

(a) $\left(\frac{14}{2}\right)_x = (5)_x$

$\checkmark \quad \left(\frac{14}{2}\right)_x = (5)_x$

$\checkmark - \left(\frac{9}{2}\right)_x$

$$\frac{1x^1 + 4x^0}{2x^0} = 5x^0$$

$$\frac{x+4}{2} = 5$$

$$x+4 = 10$$

$$\boxed{x=6}$$

(b) $\left(\frac{54}{4}\right)_x = (13)_x$

$$\frac{(54)_x}{(4)_x} = (13)_x$$

$$\frac{5x^1 + 4x^0}{4x^0} = 1x^1 + 3x^0$$

$$5x + 4 = 4[x + 3]$$

$$5x + 4 = 4x + 12$$

$$\boxed{x=8}$$

$$24 + 17 = 40$$

$${(24)}_x + {(17)}_x = {(40)}_x$$

$$[2 \times x^1 + 4 \times x^0] + [1 \times x^1 + 7 \times x^0] \equiv [4 \times x^1 + 0 \times x^0]$$

$$2x + 4 + x + 7 = 4x$$

$$x = 11$$

ANS
=

$$\underline{\mathbb{Q}} \equiv (432)_5 = (11)_{10}$$

$$4 \times 5^2 + 3 \times 5^1 + 2 \times 5^0$$

$$100 + 15 + 2$$

$$(111)_5 \text{ Any } \underline{\underline{}}$$

Q ~~(243)₄~~ = (?)₁₀

$$2 \times 4^2 + 4 \times 4^1 + 3 \times 4^0$$


$$32 + 16 + 3$$

$$(51)_{10}$$

Written in wrong
format

Decimal to Any Base Conversion

$$(\underbrace{a_3 a_2 a_1 a_0}_{\text{integer part}} \cdot \underbrace{a_{-1} a_{-2} a_{-3}}_{\text{fractional part}})_{10} = (?)_\gamma$$



$$(x_3 x_2 x_1 x_0 \cdot b_0 b_1 b_2)_\gamma$$

$$\begin{aligned}
 0 \cdot a_{-1} a_{-2} a_{-3} \times \gamma &= b_0 \cdot a_{-4} a_{-5} a_{-6} & b_0 \\
 0 \cdot a_{-4} a_{-5} a_{-6} \times \gamma &= b_1 \cdot a_{-7} a_{-8} a_{-9} & b_1 \\
 0 \cdot a_{-7} a_{-8} a_{-9} \times \gamma &= b_2 \cdot a_{-10} a_{-11} = & b_2
 \end{aligned}$$

ANS

Decimal to Any Base Conversion

Ex. Decimal to Binary

$$(13.75)_{10} = (1101.11)_2 \quad r=2$$

$0.75 \times 2 = 1.5$ 1
 $0.5 \times 2 = 1.0$ 1

2	13	R
2	6	1
2	3	0
1	1	1

ANS

$$(13.75)_{10} = (1101.11)_2$$

Decimal to Any Base Conversion

Ex. Convert the number given below in decimal to Binary, 4th order,
octal, Hexadecimal

(1) 319.6875

$$(319.6875)_{10} = (\quad)_8$$

$$\left(\frac{319.687}{-} \right)_{10} = (\quad)_2$$

$$2 \overline{)319} \quad R$$

$$0.687 \times 2$$

$$8 \overline{)319} \quad R$$

$$0.687 \times 8 =$$

Decimal to Any Base Conversion

(1) 319.6875 = (?)₂ (10011111.1011)₂ Ans

Ans.

2	319	R
2	159	1
2	79	1
2	39	1
2	19	1
2	9	1
2	4	1
2	2	0
	1	0

0.6875 × 2 = 1.375 → 1

0.375 × 2 = 0.75 = 0

0.75 × 2 = 1.5 = 1

0.5 × 2 = 1.0 = 1

Decimal to Any Base Conversion

$$(319.6875)_{10} = (?)_4$$

4	319	R
4	79	3
4	19	3
4	4	3
4	1	0
	0	1

$$\begin{aligned}0.6875 \times 4 &= 2.75 = 2 \\0.75 \times 4 &= 3.0 \quad 3 \downarrow \\&= (10333.23)_4\end{aligned}$$

Ans

Decimal to Any Base Conversion

$$(319.6875)_{10} = (?)_8$$

8	319	R
8	39	7
8	4	7
8	0	4

$$\begin{aligned}0.6875 \times 8 &= 5.5 = 5 \\0.5 \times 8 &= 4.0 = 4\end{aligned}$$

$$\Rightarrow (477.54)_8$$

PW

Decimal to Any Base Conversion

$$(319.6875)_{10} = (?)_{16}$$

Hexadecimal

$$\begin{array}{r} 319 \quad R \\ \hline 16 \quad 19 \quad 15 \rightarrow F \\ \hline 16 \quad 1 \quad 3 \\ \hline 0 \quad 1 \end{array}$$

$$(13F.B)_{16} \text{ } \underline{\text{AV}}$$

DEC

$$0.6875 \times 16 = 11.0 \quad 11(B)$$

$$\Rightarrow (13F.B)$$

NOTE

Ex $(1011)_2 = (?)_4$

Method (1) $(1011)_2 \rightarrow (?)_{10}$

$$(1011)_2 = (11)_{10} = (23)_4$$

$$(1011)_2 = (?)_{10}$$

$$1 \times 2^3 + 0 \times 2^2 + R^1 + 1 \times 2^0$$

$$(11)_{10} \rightarrow (?)_4$$

$$\begin{array}{r} 4 \\ | \\ 11 \\ | \\ 2 \\ | \\ 3 \\ \uparrow \\ \end{array} R$$

Method
(2)

$$(1011)_2 = (\quad)_4$$

10 11

2 3

4 = 2 
2 bits.

$$(1011)_2 = (23)_4$$

Ans

$$\text{Ex} \quad (2331)_4 = (?)_2$$

$\hookrightarrow 4 \simeq 2^2 =$

$$[10111101]_2$$

Aho



$$\text{Ex: } (3201)_4 = (\quad)_8$$

Method ① Aam Zindgi.

$$(3201)_4 \Rightarrow (\quad)_{10} \Rightarrow (\quad)_8$$

Method ② Mendos Zindgi.

$$(3201)_4 \rightarrow (\quad)_2 \rightarrow (\quad)_8$$

$4 = 2^2$ 2 bits
 $8 = 2^3$ 3 bits

$\underbrace{(1\ 1\ 1\ 0\ 0\ 0\ 0\ 1)}_{3\ 4\ \downarrow\ 2}$

$(341)_6$ Ans

$$Q = (745)_{\text{8}} = (?)_{\text{16}}$$



Method 1. Nam Zindgi [Normal Army]

$$(745)_{\text{8}} \rightarrow (?)_{\text{10}} \rightarrow (?)_{\text{16}}$$

Method 2. Mendos zindgi [(-) Army]

$$(745)_{\text{8}} \rightarrow (?)_{\text{16}}$$

115 8 3 bits

000 111 10010 5

(1E5)_{\text{16}} \text{ RLE}

16 = 2^4 4 bits group.

Decimal to Any Base Conversion

Ex. 1. A number is 120 in octal (that is, base 8) notation. The same number is decimal (base 10) notation would be

- A. 56
- B. 80
- C. 86
- D. NONE

Decimal to Any Base Conversion

Ex. 2. Representation of $(23.14)_6$ in base 5 number system will be _____

(upto two decimal) $(23.14)_6 = (?)_5$

$$(23.14)_6 = (?)_{10}$$

$$\left(2 \times 6^1 + 3 \times 6^0 + 1 \times 6^{-1} + 4 \times 6^{-2} \right)_{10}$$

$$(15.27)_{10} = (?)_5$$

Solution.

$$(23.14)_6 = [(2 \times 6^1) + (3 \times 6^0) + (1 \times 6^{-1}) + (4 \times 6^{-2})] = \underline{\underline{(15.277)}_{10}}$$

5	15	0
	3	3

$$\Rightarrow (15)_{10} = (30)_5$$

$$\begin{array}{r} 0.277 \times 5 = 1.385 \\ \hline 0.385 \times 5 = 1.925 \end{array}$$

$$(30.11)_5$$

ANS

$$\Rightarrow (0.277)_{10} = (0.11)_5$$

Hence

$$(15.277)_{10} = (30.11)_5$$

8 4 2 1

0 → 0 0 0 0

1 → 0 0 0 1

2 → 0 0 1 0

3 → 0 0 1 1


4 → 0 1 0 0

5 → 0 1 0 1

6 → 0 1 1 0


7 → 0 1 1 1

Magnitude Representation



1's complement → Decimal

$$\begin{array}{r} \text{Q} \\ \underline{0001101} \end{array} \rightarrow +13$$



$$\begin{array}{r} \text{Q} \\ \underline{00000011001} \end{array} \rightarrow +25$$



$$\begin{array}{r} \text{Q} \\ \underline{101001} \end{array} \rightarrow -22$$

$$\begin{array}{r} 6076 \\ \hline \end{array}$$

$$\begin{array}{r} \text{Q} \\ \underline{1111101001} \end{array} \rightarrow -22$$

(2)

2's complement → Decimal

$$Q_0 \stackrel{01101}{\equiv} +13$$

$$85 \quad \underline{0} \quad 0 \quad 0 \rightarrow +0$$

Q② 000011001 → +25

The diagram illustrates a sequence of states. It starts with an empty set symbol (\emptyset) followed by a circle containing the number 6. This is followed by four smaller circles, each containing the number 1. A yellow arrow points from the first circle with a 1 to the second. Another yellow arrow points from the second circle with a 1 to the third. A yellow arrow points from the third circle with a 1 to the fourth. A yellow arrow points from the fourth circle with a 1 to a final circle. The final circle contains a self-loop arrow pointing back to itself, and the number 1.

Diagram illustrating the conversion of the binary number 101001 to its ASCII representation. The binary digits are grouped into two sets: 1010 and 001 . The first set is converted to the ASCII character 'Q' (hex 51), and the second set is converted to the ASCII character '3' (hex 33).

$$\begin{array}{r} \textcircled{23} \leftarrow 010111 \\ \oplus \textcircled{4} \quad 1111101001 \rightarrow -23 \\ = \quad 0000010111 \end{array}$$

EX. -13 in 2's complement will be-

- A. 1 1 1 0 1
- B. 0 1 1 0 1
- C. 1 0 0 1 0
- ~~D. NONE~~

$$\begin{array}{r} + 13 \rightarrow & 01101 \\ - 13 & \underline{10011} \swarrow \end{array}$$

EX. If $(12x)3 = (123)x$ then the value of x is

~~A. 3~~

B. 3 or 4

C. 2

~~D. None of these~~

$$(123)_x \cdot 3$$

$$x^2 + x - 12 = 0$$

$$(x+4)(x-3) = 0$$

$$x = -4$$

$$x = 3$$

$$\begin{matrix} 3^2 & 3^1 & 3^0 \\ (12x)_3 & = (123)_x & x = ? \end{matrix}$$

$$(1x^2 + 2x^1 + 3x^0)_{10} = (\underline{1}x^2 + 2x + 3x^0)_{10}$$

$$9 + 6 + x = x^2 + 2x + 3$$

$$15 + x = x^2 + 2x + 3$$

$$x^2 + x - 12 = 0$$

Ex. 11001, 1001 and 111001 correspond to the 2's complement representation of which one of the following sets of number?


- A. 25, 9 and 57 respectively
- B. -6, -6 and -6 respectively
- C. -7, -7 and -7 respectively
- D. -25, -9 and -57 respectively

$$\begin{array}{r} 00111 \\ \downarrow \\ 11001 \end{array} \rightarrow \text{?}$$

$$\begin{array}{r} 11001 \\ \downarrow \\ 11001 \end{array} \rightarrow -7$$

$$\begin{array}{r} 1001 \\ \downarrow \\ 0111 \end{array} \leftarrow \begin{array}{r} 1001 \\ \downarrow \\ 11001 \end{array} \rightarrow -7$$

$$\begin{array}{r} 111001 \\ \downarrow \\ 111001 \end{array} \rightarrow -7$$



$$\text{Q. } (1.01)^{365} = 37$$
$$\therefore (1)^{365} = 1$$
$$\therefore (0.99)^{365} = 0.03 - \underbrace{\dots}_{\text{37001}}$$



THANK
You! ☺

