### **VHDL Team Project Introduction**

#### **♦** Objective

- ❖ Design, Test & Synthesise a Vector Display Processor
  - » Input sequence of line drawing commands from a host processor
  - » Output read/write interface to Video RAM
- ♦ Conducted in teams of 2 but with individual mark components
- ❖ Make use of VHDL already designed in exercises 1-4

25/02/2013

VHDL & Logic Synthesis - TEAM PROJECT

Ρ1

#### **Project Deliverables**

3. Final report

individual)

Performance (group and

Code quality, scalability &

modularity (individual)

design analysis (individual)

#### 1. Code review

- Group mark
- test quality and effectiveness of review, not quality of code that is reviewed.

#### 2. Complete design


- Passes testbench pre- and post-synthesis
- Properly tested
- Group mark with individual components

25/02/2013


VHDL & Logic Synthesis - TEAM

P2

### Overview of Vector Display Processor & Testbench



## Hardware Block Diagram



25/02/2013

VHDL & Logic Synthesis - TEAM

## Dataflow through 2 wire handshakes

Sender signal	Receiver signal	Data transfer cycles	Data
hdb_dav	hdb_busy	hdb_dav and not(hdb_busy)	commands from host to VHD
startcmd	delaycmd	startcmd and not(delaycmd)	commands from DB to RCB
start	delay	start and not delay	input to ram_fsm

- ◆ Think about design as propagation of data through hardware blocks. Internal interfaces are all controlled by clock
  - Data is presented by sender when ready
  - Data is received by receiver when ready
  - maximum data rate is one item per cycle
- ◆ Send & receive signals must both be in correct state to transfer data. Note that receive signal state when transmitter signal is off does not matter.

25/02/2013

VHDL & Logic Synthesis - TEAM PROJECT

P5


#### **Host Interface**

type name description

In dav high when new command data is available

Out hdb\_busy handshake for new data

In hdb(0:15) command word (see next slides)



## Line drawing commands

◆ Single line:

MovePen x1, y1 DrawLine x2, y2

◆ Two segment line:


MovePen x3, y3

DrawLine x4, y4

DrawLine x5, y5


25/02/2013

pixels in Video RAM




#### ClearScreen Command

- ◆ Clearscreen(x, y, pencol)
  - Colors a rectangle on the screen and its interior with pen type pencol.
- ◆ Rectangle corners:
  - Current pen position
  - ❖ Position given in **ClearScreen** command word (x,y)



## **Host command Coding**



<u>Command</u>	<u>O</u> p
MovePen	00
DrawLine	01
ClearScreen	10
Not used	11

Not used 11


Pen Type Pen
Not used 00
White 01
Black 10
Invert 11

25/02/2013


- Every command from the host is coded as a 16 bit word.
- The command is split into separate fields for operation, X and Y pixel position, and pen colour.
- ◆ MovePen sets the current pen position (X,Y)
- DrawLine commands draw a line from the current pen position to (X,Y), and then set the current pen position to (X,Y).


VHDL & Logic Synthesis - TEAM PROJECT P9

P11



### **DB/RCB Interface**





Startcmd: commands can be sent in consecutive clock cycles if Delaycmd=0, otherwise each command stretches until the first cycle in which Delaycmd is 0. This allows the RCB to hold a new command from the VDP until after it has finished processing the previous command. Startcmd goes to 1 from the first cycle until the final one (when Delaycmd is 0).

x, y, rcbcmd are valid when startcmd is '1'

25/02/2013

#### **DB/RCD Commands**

- ◆ X (6 bits)
- ◆ Y (6 bits)
- ◆ rcbcmd see table
- ◆ Note that clearscreen could with less efficiency be implemented in DB, in which case the clear and move commands are not used

RCB CMD			
000	move	Define first corner of rectangle for clearscreen	
001	draw white		
010	draw black		
011	draw invert		
100	not used		
101	clear white	Clearscreen performs op on rectangular area of screen with corners defined by current X,Y, and X,Y of previous RCB command.	
110	clear black		
111	clear invert		

25/02/2013

25/02/2013

VHDL & Logic Synthesis - TEAM PROJECT

P13

P15

#### **RAM Control Block**


- ◆ RCB stores pixel operations in a pixel\_word\_cache unit
  - It will be emptied into RAM whenever necessary using a single RMW cycle to operate on existing RAM contents
- ◆ Pixel\_word\_cache is emptied whenever the next pixel operation is in a different RAM word from the previous one.
  - ❖ RAM words are 16 pixels, arranged as a 4X4 square.
  - Typically a line will have 4 pixels in each word before an RMW operation is needed.
- ◆ Pixel\_word\_cache will also be emptied if some number of cycles pass without a new pixel write request

25/02/2013


VHDL & Logic Synthesis - TEAM PROJECT

P14

## RAM Control Block Block Diagram



### **Video RAM interface**



Interface from RCB to VRAM

Address to VRAM

VRAM data input

VRAM data output

VRAM write strobe

vaddr0:7

vdin(0:15)

vdout(0:15)


25/02/2013

vwrite

vdin/vdout: black = 1 white = 0


◆ Separate I/O◆ RAM words map to¬ screen as below:

◆ VRAM is a static RAM




See next slide for pixel mapping into RAM words

#### RAM pixel packing



## **Read-Modify-Write Cycle Timing**




### **RAM** characteristics

- ◆ You may assume (initial deliverable) that twp & tracc are defined so that ram\_fsm gives correct RAM timing (see vdp\_pack and config\_pack).
- ◆ For better RCB you should redesign ram\_fsm such that state m2 (for tracc) and m3 (for twp) can be stretched the correct number of cycles to match these values. You will need to add one extra state to distinguish the last cycle of the stretched m3.
- ◆ Since these times are constants the necessary arithmetic is done at compile time
  - ram\_fsm could be redesigned with two integer generics indicating lengths of these two states.

#### **Finish**

- ◆ DB\_Finish
  - ❖ assert whenever block is inactive
  - ❖ no host command is requested
  - no host command is being executed
- ♦ RCB\_Finish
  - ❖ assert whenever block is inactive
  - ❖ no pixel write is outstanding
  - ❖ pixel\_ram\_cache is empty
  - ❖ ram is inactive
- ◆ Finish = DB\_finish and RCB\_finish

# VHDL implementation



NB - ex1,ex2,ex3,ex4 design files contain entities draw\_octant, draw\_any\_octant, ram\_fsm, pixel\_word\_ram

25/02/2013

VHDL & Logic Synthesis - TEAM PROJECT

P21

