Project 2 Report

Introduction

This projector is to implement a different kind of branch predictor and simulate it in Gem5. 3 kinds of predictor, alloyed predictor, 2-level adaptive predictor, G-share predictors are provided.

Predictor Chosen for Implementation

In this project, 2-level adaptive branch predictor is chosen. This kind of predictor was proposed in 1991, by Yeh & Patt, in the paper named "Two-Level Adaptive Training Branch Prediction". The 2 levels are history register table, pattern table, respectively [In Chapter 2]. It effectively increases branch predicting correction rate. In the paper introducing this predictor, the history register table can be implemented as hash table or set-associative cache [In Section 3.1]. And in this project, it is implemented as set-associative cache, which is described to provide better performance in section 3.1.

Workloads from SPECCPU 2006

There are 5 different configurations in the project, and each of them will run with 2 kinds of benchmarks, perlbench and mcf.

The 2 benchmarks I choose are perlbench and mcf.

Perlbench is a benchmark testing cut-down version of Perl language. Since it is an essential part for most Linux systems, and also because this benchmark tells the result very soon, this is the first benchmark for each configuration.

Mcf is a benchmark derived from a program for public mass transportation single-depot vehicle scheduling. This test mainly concern with integer arithmetic operations. It reflects the CPU performance about integer calculation for network flow problem.

Experimental Setup

2-level Adaptive Branch Predictor

Describing the CPU Configuration

This predictor has 5 parameters needs to configure.

For the history register table, its number of entries is determined by globalPredictorSize, usually it can be set to 256 or 512. Another parameter to configure it is globalCtrBits, which can be set to value between 6 and 12.

As for the pattern table, number of entries, which is power of 2 and number of bits in history register, should be defined. Also, number of bits in a saturate counter is defined by localCtrBits, which is usually set to 2.

Since it is implemented as a set-associative cache, associativity should be denoted. It can be indicated by number of bits in one history register set dividing number of bits in one history register.

Configuration 1

First configuration, which is described in the paper first, is using a 512-entry, 4 way-set-associative 12-bit history register table. And using a pattern table contains 4096 entries with 2-bit saturate counter in each entry.

Configuration 2

AHRT has 512 entries, which are 6 way-set-associative 12-bit history registers. The pattern table contains 4096 entries with 2-bit saturate counter in each.

Configuration 3

AHRT has 512 entries, 8 way-set-associative 12-bit history registers. Pattern table has 4096 entries with 2-bit counters inside.

Configuration 4

AHRT has 256 entries, 4 way-set-associative 12-bit registers. Pattern table has 4096 entries with 2-bit counters inside.

Configuration 5

AHRT has 512 entries, 4 way-set-associative 10-bit registers. Pattern table has 1024 entries with 2-bit counters inside.

Configuration 6

AHRT has 512 entries, 4 way-set-associative 8-bit registers. Pattern table has 256 entries with 2-bit counters inside.

Size of Predictor Storage

The predictor is consisted by 2 parts, history register table and pattern table. Size of history register

table equals to the product of history register bits and number of history registers. Number of history registers is the number of entries timing set-associativity. Size of pattern table can be calculated by entries multiplying counter bits. Since the history register table is implemented as set-associative cache, size of tags should also be considered. The total size is their sum.

In this project, we assume we are using a 32-bit address machine with fixed-size instruction of 4 bytes each, for calculation of tag.

In configuration 1, the size of 2 tables is $512 \times 4 \times 12 + 4096 \times 2 = 32768$ bits. Tags take $512 \times 4 \times 20 = 40960$ bits. Considering tags, total size is 32768 + 40960 = 73728 bits.

In configuration 2, the size of 2 tables is $512 \times 6 \times 12 + 4096 \times 2 = 45056$ bits. Tags take $512 \times 6 \times 20 = 61440$ bits. Considering tags, total size is 45056 + 61440 = 106496 bits.

In configuration 3, the size of 2 tables is $512 \times 8 \times 12 + 4096 \times 2 = 57344$ bits. Tags take $512 \times 8 \times 20 = 81920$ bits. Considering tags, total size is 57344 + 81920 = 139264 bits.

In configuration 4, the size of 2 tables is $256 \times 4 \times 12 + 4096 \times 2 = 20480$ bits. Tags take $256 \times 4 \times 20 = 20480$ bits. Considering tags, total size is 20480 + 20480 = 40960 bits.

In configuration 5, the size of 2 tables is $512 \times 4 \times 10 + 1024 \times 2 = 22528$ bits. Tags take $512 \times 4 \times 22 = 45056$ bits. Considering tags, total size is 22528 + 45056 = 67584 bits.

In configuration 6, the size of 2 tables is $512\times4\times8+1024\times2=18432$ bits. Tags take $512\times4\times24=49152$ bits. Considering tags, total size is 67584 bits.

How the Predictor Work

This predictor mainly has 2 parts, history register table and pattern table. Then prediction is divided into 2 parts: history table operation and pattern table operation.

In the first, predictor using branch address, the value in program counter, to access the history table. Since the table is implemented as a set-associative cache in this project, the procedure to look up the table is the same. In this case it is not necessary to calculate offset value. Looking up the table uses lower bits of address as table index, while higher bits are used as tag for comparison. In one line of the table, LRU replacement is implemented.

Value in one register indicates the latest several branch taking history, 1 as taken (T) while 0 as untaken (N), and number of bits can be designated, e.g. in a 6-bit history register, a branch has a history of NTTNNT is stored as 0b011001. In this project, when there is a new branch needs recording, branch predictor will always return taken (T).

The second part is to look up the pattern table. In this table, each pattern has its own 2-bit saturate counter, providing prediction for each corresponding pattern. Taking the example mentioned in the last paragraph, pattern result is 0b011001, or 25. This pattern result is used as index to access pattern table. Then the counter value in table entry 25, is used as prediction. If the counter has a value of 2 or 3, it is taken, otherwise it is not taken.

For updating 2 tables, a newly placed branch has a history of 1, since a new branch is always

predicted taken. A branch exists in the table is updated as usual, adding most recent result in the least significant bit and shift other bits to the left by 1. The pattern table will be updated by index of old history register value. While for a new branch, the latest result is an exception for table updating, since history of a new branch will always be 1, and the branches truly have a pattern of 1 will be disturbed.

Following chart is an example of few lines of a 512-entry 2-way set-associative 6-bit AHRT.

AHRT Entries	Way 0: Tag	Way 0: History	Way 1: Tag	Way 1: History
00000000	01101010	110011	01101111	001100
011001100	01001111	010101	00100111	101010
111111111	11000110	100100	11100110	011011

This is merely an example above. For reading this table, if there is a branch address has an index of 204, or 011001100 in binary, and the branch has a tag of 01001111, history value of 21, 010101 in binary, is returned to be used as index for pattern table. This history value indicates a history of NTNTNT, since 0 stands for N and 1 stands for T.

To update this table, for the same branch, taking an example of untaken, shift values to left by 1 and add recent history to least bit, new value is 101010, or 42.

Following chart is an example of corresponding pattern table, which has 64 entries.


PT Entry	2-bit Counter Value	
000000	00	
010101	00	
111111	11	

In this table, I try to show a reasonable prediction. For the entry of 0, we can infer that corresponding history is NNNNNN, so prediction is likely to be 0. In our example, entry of 21 should have a pattern of 010101, so at this point predictor should be 0. And prediction of untaken is returned.

To update the counter, an old value in corresponding AHRT should be read as entry number of this table, then the table value should be increased or decreased by 1.

Graphs shows how it works as following.





How the Predictor Implemented in Gem5

The method of lookup is implemented as following:

```
unsigned int {\tt ECEC621BP::AHRTread(unsigned\ int\ \_index,\ unsigned\ int\ \_tag)}
if (_index >= AHRTs.size()) {
   fatal("Out of AHRT bound!\n");
                }
for (unsigned int i = 0; i < set_associativity; i++) {
    if (AHRTs[_index].HRs[i].tag == _tag) {
        return AHRTs[_index].HRs[i].HistoryPattern;
    }
}</pre>
                return std::numeric_limits<unsigned int>::max();
        bool
ECEC621BP::PTread(unsigned int _pattern)
{
               if (_pattern == std::numeric_limits<unsigned int>::max()) {
    return true;
               }
if (_pattern >= PT.size()) {
   fatal("Out of PT bound!\n");
                return (PT[_pattern].read()>>(localCtrBits-1));
        bool \label{eq:ceccond} \mbox{ECEC621BP::lookup(Addr branch_addr, void } * \mbox{\&bp\_history)}
               // implement the branch prediction lookup
unsigned int AHRTIndex;
unsigned int AHRTEAG;
unsigned int pattern;
bool prediction;
                branch_addr = branch_addr >> instShiftAmt;
                // Last few bits is used as table index.
AHRTIndex = branch_addr & AHRTlookupMask;
               // Creating tag.
AHRTtag = branch_addr >> AHRTindexLength;
// Read history pattern from AHRT.
pattern = AHRTread(AHRTIndex, AHRTtag);
                // Read predictor value from !
prediction = PTread(pattern);
                return prediction;
```

This method invokes 2 other methods called AHRTread and PTread. Codes are also shown in the screenshots.

In this method, index and tag for AHRT lookup are detached from branch address, between line 141 and 145. Then method of AHRTread is invoked to get history pattern value. In AHRTread method, since a line of AHRT is set-associative, tags needs to be compared. If there are no tag matched, which means the branch is new to the table, it returns a value that is impossible to be a history pattern. After pattern is received, PTread is called. This method looks counter value in pattern table and then return the prediction of the counter. If the history pattern value is the impossible value, which indicates this is a new branch, the method will always return true.

Update method is shown below.

```
unsigned int
ECEC621BP::AHRTupdate(unsigned int _index, unsigned int _tag, bool taken)
            if (_index >= AHRTs.size()) {
   fatal("Out of AHRT bound while updating!\n");
               nsigned int lastpattern;
                  } else {
   AHRTs[_index].HRs(*it].HistoryPattern = (AHRTs[_index].HRs(*it].HistoryPattern<<1) & hp_mask;</pre>
                        AHRTs[_index].LRUstack.push_front(*it);
it = AHRTs[_index].LRUstack.erase(it);
169
170
171
172
173
174
175
176
177
180
181
182
183
184
185
186
187
192
193
194
195
196
200
201
202
203
204
205
207
208
209
210
                        return lastpattern;
                }
            }
HRTS[_index].HRS[AHRTS[_index].LRUstack.back()].tag = _tag;
lastpattern = std::numeric_limits<unsigned int>::max();
if (taken) {
    AHRTS[_index].HRS[AHRTS[_index].LRUstack.back()].HistoryPattern = 1;
                 AHRTs [_index].HRs [AHRTs [_index].LRUstack.back()].HistoryPattern = 0;
            , HRTs[_index].LRUstack.push_front(AHRTs[_index].LRUstack.back());
AHRTs[_index].LRUstack.pop_back();
return lastpattern;
     }
       \label{localization} \mbox{void} $$ ECEC621BP::update(Addr branch\_addr, bool taken, void *bp\_history, bool squashed) $$ $$
            // implement the branch
unsigned int AHRTIndex;
unsigned int AHRTtag;
                                       ranch prediction update
            unsigned int pattern;
            branch_addr = branch_addr >> instShiftAmt;
            AHRTIndex = branch_addr & AHRTlookupMask;
            // Creating tag.
AHRTtag = branch_addr >> AHRTindexLength;
AHRTtag = branch_addr rom AHRT, as table
            e entry for PT, and update AHRT.
                        PT[pattern].increment();
                     else {
    DPRINTF(Fetch, "Branch updated as not taken.\n");
    if (pattern >= PT.size()) {
        fatal("Out of PT bound, updating as not taken!\n");
}
                        PT[pattern].decrement();
```

This method invokes another method called AHRTupdate. Index and tags are detached the same as lookup method. AHRT table is updated firstly. As for AHRT updating, history pattern is shifted left and latest history is added. If this is a new branch, set history register as 0 or 1. LRU information is also updated at the last, line 169 and 170 for existing branches, line 181 and 182 for new branches.

The if statement in line 201 checks if this is a new branch, and if this is a new branch, update for pattern table is ignored. If this is not a new branch, corresponding counter in pattern table is increased or decreased by 1 according to last correct branch result.

Results and Analysis

Configuration 1

Perlbench

IPC (system.cpu.ipc): 0.567185

Execution cycles (system.cpu.numCycles): 3713621

Branch rate (system.cpu.fetch.branchRate): 0.212651

 $Branch\ mis\text{-}prediction\ rate\ (system.cpu.branchPred.condPredicted\ \div\ system.cpu.branchPred.cond$

Incorrect): 9.35%

Fetch-squashed (system.cpu.fetch.SquachCycles ÷ system.cpu.fetch.Cycles): 29.84%

MCF

IPC (system.cpu.ipc): 1.339624

Execution cycles (system.cpu.numCycles): 186619487

Branch rate (system.cpu.fetch.branchRate): 0.377629

 $Branch\ mis-prediction\ rate\ (system.cpu.branchPred.condPredicted \div system.cpu.branchPred.condPredicted \div$

Incorrect): 2.06%

Fetch-squashed (system.cpu.fetch.SquachCycles÷system.cpu.fetch.Cycles): 8.31%

Configuration 2

Perlbench

IPC (system.cpu.ipc): 0.569510

Execution cycles (system.cpu.numCycles): 3698459

Branch rate (system.cpu.fetch.branchRate): 0.212667

 $Branch\ mis\text{-}prediction\ rate\ (system.cpu.branchPred.condPredicted\ \div\ system.cpu.branchPred.cond$

Incorrect): 9.22%

 $Fetch-squashed \ (system.cpu.fetch.SquachCycles \\ \div \ system.cpu.fetch.Cycles) : 29.64\%$

MCF

IPC (system.cpu.ipc): 1.339624

Execution cycles (system.cpu.numCycles): 186619487

Branch rate (system.cpu.fetch.branchRate): 0.377629

Branch mis-prediction rate (system.cpu.branchPred.condPredicted÷system.cpu.branchPred.cond

Incorrect): 2.06%

Fetch-squashed (system.cpu.fetch.SquachCycles÷system.cpu.fetch.Cycles): 8.31%

Configuration 3

Perlbench

IPC (system.cpu.ipc): 0.571690

Execution cycles (system.cpu.numCycles): 3684360

Branch rate (system.cpu.fetch.branchRate): 0.212788

Branch mis-prediction rate (system.cpu.branchPred.condPredicted ÷ system.cpu.branchPred.cond

Incorrect): 9.13%

Fetch-squashed (system.cpu.fetch.SquachCycles ÷ system.cpu.fetch.Cycles): 29.46%

MCF

IPC (system.cpu.ipc): 1.339624

Execution cycles (system.cpu.numCycles): 186619487

Branch rate (system.cpu.fetch.branchRate): 0.377629

Branch mis-prediction rate (system.cpu.branchPred.condPredicted÷system.cpu.branchPred.cond

Incorrect): 2.06%

Fetch-squashed (system.cpu.fetch.SquachCycles÷system.cpu.fetch.Cycles): 8.31%

Configuration 4

Perlbench

IPC (system.cpu.ipc): 0.561147

Execution cycles (system.cpu.numCycles): 3753577

8

Branch rate (system.cpu.fetch.branchRate): 0.212010

Branch mis-prediction rate (system.cpu.branchPred.condPredicted ÷ system.cpu.branchPred.cond Incorrect): 9.66%

Fetch-squashed (system.cpu.fetch.SquachCycles ÷ system.cpu.fetch.Cycles): 30.34%

MCF

IPC (system.cpu.ipc): 1.339298

Execution cycles (system.cpu.numCycles): 186664887

Branch rate (system.cpu.fetch.branchRate): 0.377777

Branch mis-prediction rate (system.cpu.branchPred.condPredicted÷system.cpu.branchPred.condIncorrect): 2.06%

Fetch-squashed (system.cpu.fetch.SquachCycles÷system.cpu.fetch.Cycles): 8.33%

Configuration 5

Perlbench

IPC (system.cpu.ipc): 0.564851

Execution cycles (system.cpu.numCycles): 3728963

Branch rate (system.cpu.fetch.branchRate): 0.212229

Branch mis-prediction rate (system.cpu.branchPred.condPredicted ÷ system.cpu.branchPred.cond Incorrect): 9.43%

Fetch-squashed (system.cpu.fetch.SquachCycles ÷ system.cpu.fetch.Cycles): 29.97%

MCF

IPC (system.cpu.ipc): 1.323240

Execution cycles (system.cpu.numCycles): 188930152

Branch rate (system.cpu.fetch.branchRate): 0.375635

Branch mis-prediction rate (system.cpu.branchPred.condPredicted÷system.cpu.branchPred.cond Incorrect): 2.26%

Fetch-squashed (system.cpu.fetch.SquachCycles÷system.cpu.fetch.Cycles): 8.93%

Configuration 6

Perlbench

IPC (system.cpu.ipc): 0.561694

Execution cycles (system.cpu.numCycles): 3749923

Branch rate (system.cpu.fetch.branchRate): 0.212833

 $Branch\ mis-prediction\ rate\ (system.cpu.branchPred.condPredicted\ \div\ system.cpu.branchPred.cond\ predicted\ for all the cond-predicted\ fo$

Incorrect): 9.54%

Fetch-squashed (system.cpu.fetch.SquachCycles ÷ system.cpu.fetch.Cycles): 30.33%

MCF

IPC (system.cpu.ipc): 1.313273

Execution cycles (system.cpu.numCycles): 190364067

Branch rate (system.cpu.fetch.branchRate): 0.374328

 $Branch\ mis-prediction\ rate\ (system.cpu.branchPred.condPredicted\ \div\ system.cpu.branchPred.cond$

Incorrect): 2.34%

Fetch-squashed (system.cpu.fetch.SquachCycles ÷ system.cpu.fetch.Cycles): 9.30%


Performance Comparison

Perlbench Result Table

Results in Project 1 are denoted as 1.x, while results of configuration 1 to 6 are denoted as 2.x.



Execution Time Comparison



Perl Result Analysis

As we can see learn from the graphs, for perlbench, 2-level adaptive has better performance than others. It can be assumed that, in the perspective of executing script language, 2-level adaptive predictor is good at handling the situation where there are a bunch of branches.

In configuration 4, 1, 2, and 3, the capacity of AHRT is increasing: 256×4 , 512×4 , 512×6 , 512×8 , respectively. As shown from the graphs, when capacity of AHRT grows larger, performance gets better, e.g. in term of execution time, configuration 3 is the quickest, 0.38% quicker than 2, 0.41% quicker than 1, and 1.84% quicker than 4.

It can also be inferred from configuration 4 and 1 that an increase in AHRT entries improves performance of predictor, so does increasing set-associativity of AHRT that revealed from configuration 1, 2, and 3.


In configuration 6, 5, and 1, number of bits in a history register, or number of entries in a PT, is growing from 8 to 12. Comparing data from the 3 configurations, it can be concluded that more bits in a register leads to a higher performance. E.g. in term of branch mis-prediction rate, configuration 1 has the lowest miss rate of 9.35%, while 5 has a rate 0.08% higher and 6 has a rate 0.19% higher.


2-level adaptive predictor is good at executing script language, for a predictor which has 512-entry 4-way-associative AHRT with 4096 PT, it has higher IPC and branch rate, and lower branch misprediction rate, fetch-squash rate and execution time. All of these results mentioned above show a higher performance. This configuration is superior to any simulation results in project 1.

In term of predictor size, configuration 1, if tags are ignored, is of 32768 bits. Tags can take 40960 bits, and tags may not always be necessary to take that many bits. Configuration 5, just change history registers to 10-bit ones, takes less bits and acceptable performance. In general, this is a better choice for script language execution.

MCF Result Table







MCF Result Analysis

In term of MCF, which is an integer operation intensive benchmark, 2-level adaptive predictor is better than static and local predictors in project 1, among which the highest IPC is 1.27979, while it still cannot beat the performance of tournament predictor in project 1, whose IPC is 1.43501.

The trend of project 2 predictor results for MCF is similar to that of perlbench. Increasing capacity of AHRT, either adding new entries or increasing set-associativity, can improve performance. While as capacity grows larger than 512×4 , there is no performance improve.

While configuration 4 has a slightly higher branch rate, however we can see that other results of it is worse the configuration 1, 2, and 3, so we do not regards this is a sign that 256×4 -capacity has a better performance than 512×4 or more ones.

It is possible that 512×4 branches is the most of MCF need to use. In an integer operation intensive task, there may not be so many different branches in this program, so in this benchmark simply increasing AHRT capacity may not be effective. It is also possible that in arithmetic calculations, there may not be so many different history patterns. While tournament predictor has both local and global prediction and choice predictor, the recognition of local and global history pattern may be more important for this benchmark.

As for comparison between configuration 6, 5, and 1, performance is improving when we add more bits into history registers, with enlarging pattern table size.

In summary, this predictor may not be perfect for MCF, however it is still a better choice than local predictors. Generally, for a script intensive user, this predictor is a good choice, and for integer operation intensive tasks, it is still not a bad choice.

Conclusion

In conclusion, this predictor is better for task which has huge number of different branches such like script execution, language compiling, loading webpages, etc. It may not fit perfectly for integer operation intensive tasks since these tasks may either not have that many branches or not have that many history patterns. In average, this is a good predictor worth implementing.

This predictor can provide mis-prediction rate less than 4% in MCF and less than 10.5% in perlbench, not considering tags, predictor size is remarkable. There is also a way to avoid tag storage, using Hashing History Register Table can save from storing tags [In Section 3.1]. It is also mentioned in that section that, using HHRT may affect performance, making it lower than those with AHRT. In this project, AHRT is used to achieve higher performance.