

# CONTENTS

<i>Preface to the Fourth Edition</i>	<i>xi</i>
<i>Preface to the First Edition</i>	<i>xv</i>
<i>Acknowledgements</i>	<i>xvii</i>
<b>1. FUNDAMENTAL CONCEPTS</b>	<b>1</b>
1.1 Introduction	1
1.2 Digital Signals	2
1.3 Basic Digital Circuits	3
1.4 NAND and NOR Operations	8
1.5 Exclusive-OR and Exclusive-NOR Operations	12
1.6 Boolean Algebra	15
1.7 Examples of IC Gates	18
<i>Summary</i>	19
<i>Glossary</i>	21
<i>Review questions</i>	23
<i>Problems</i>	23
<b>2. NUMBER SYSTEMS AND CODES</b>	<b>28</b>
2.1 Introduction	28
2.2 Number Systems	28
2.3 Binary Number System	29
2.4 Signed Binary Numbers	34
2.5 Binary Arithmetic	38
2.6 2's Complement Arithmetic	41
2.7 Octal Number System	43
2.8 Hexadecimal Number System	48
2.9 Codes	53
2.10 Error Detecting and Correcting Codes	60
<i>Summary</i>	69
<i>Glossary</i>	70
<i>Review Questions</i>	71
<i>Problems</i>	72

**3. SEMICONDUCTOR DEVICES—SWITCHING MODE OPERATION****74**

- 3.1 Introduction 74
- 3.2 Semiconductors 75
- 3.3 *p-n* Junction Diode 76
- 3.4 Schottky Diode 83
- 3.5 Bipolar Junction Transistor 83
- 3.6 Schottky Transistor 91
- 3.7 Field-Effect Transistor 91
- Summary* 99
- Glossary* 99
- Review Questions* 99
- Problems* 99

**4. DIGITAL LOGIC FAMILIES****105**

- 4.1 Introduction 105
- 4.2 Characteristics of Digital ICs 106
- 4.3 Resistor–Transistor Logic (RTL) 109
- 4.4 Direct–Coupled Transistor Logic (DCTL) 112
- 4.5 Integrated–Injection Logic (I<sup>2</sup>L) 112
- 4.6 Diode–Transistor Logic (DTL) 116
- 4.7 High–Threshold Logic (HTL) 119
- 4.8 Transistor–Transistor Logic (TTL) 120
- 4.9 Schottky TTL 125
- 4.10 5400/7400 TTL Series 125
- 4.11 Emitter–Coupled Logic (ECL) 128
- 4.12 Interfacing ECL and TTL 132
- 4.13 MOS Logic 133
- 4.14 CMOS Logic 137
- 4.15 CMOS Logic Families 145
- 4.16 Low-Voltage CMOS Logic 147
- 4.17 BiCMOS Logic Family 148
- 4.18 Interfacing CMOS and TTL 149
- 4.19 Interfacing CMOS and ECL 151
- 4.20 Tri-State Logic 151
- Summary* 155
- Glossary* 158
- Review Questions* 160
- Problems* 160

**5. COMBINATIONAL LOGIC DESIGN****165**

- 5.1 Introduction 165
- 5.2 Standard Representations for Logic Functions 166

5.3	Karnaugh Map Representation of Logic Functions	173
5.4	Simplification of Logic Functions Using K-Map	178
5.5	Minimisation of Logic Functions Specified in Minterms/Maxterms or Truth Table	184
5.6	Minimisation of Logic Functions not Specified in Minterms/Maxterms	188
5.7	Don't-Care Conditions	190
5.8	Design Examples	192
5.9	EX-OR and EX-NOR Simplification of K-Maps	201
5.10	Five- and Six-Variable K-Maps	208
5.11	Quine-McCluskey Minimisation Technique	210
5.12	Hazards in Combinational Circuits	218
	<i>Summary</i>	225
	<i>Glossary</i>	225
	<i>Review Questions</i>	227
	<i>Problems</i>	228

## **6. COMBINATIONAL LOGIC DESIGN USING MSI CIRCUITS**

**231**

6.1	Introduction	231
6.2	Multiplexers and their use in Combinational Logic Design	231
6.3	Demultiplexers/Decoders and their use in Combinational Logic Design	238
6.4	Adders and their use as Subtractors	242
6.5	BCD Arithmetic	246
6.6	Arithmetic Logic Unit (ALU)	250
6.7	Digital Comparators	252
6.8	Parity Generators/Checkers	256
6.9	Code Converters	258
6.10	Priority Encoders	268
6.11	Decoder/Drivers for Display Devices	271
	<i>Summary</i>	275
	<i>Glossary</i>	275
	<i>Review Questions</i>	276
	<i>Problems</i>	276

## **7. FLIP-FLOPs**

**279**

7.1	Introduction	279
7.2	A 1-Bit Memory Cell	280
7.3	Clocked S-R FLIP-FLOP	282
7.4	J-K FLIP-FLOP	284
7.5	D-TYPE FLIP-FLOP	288
7.6	T-TYPE FLIP-FLOP	289
7.7	Excitation Table of FLIP-FLOP	290
7.8	Clocked FLIP-FLOP Design	290

7.9 Edge-Triggered FLIP-FLOPs 294

7.10 Applications of FLIP-FLOPs 299

*Summary* 303

*Glossary* 304

*Review Questions* 305

*Problems* 306

## 8. SEQUENTIAL LOGIC DESIGN

312

8.1 Introduction 312

8.2 Registers 312

8.3 Applications of Shift Registers 316

8.4 Ripple or Asynchronous Counters 321

8.5 Synchronous Counters 332

8.6 Synchronous Sequential Circuits Design 348

8.7 Asynchronous Sequential Circuits 369

8.8 Hazards in Sequential Circuits 390

*Summary* 392

*Glossary* 392

*Review Questions* 394

*Problems* 395

## 9. TIMING CIRCUITS

400

9.1 Introduction 400

9.2 Applications of Logic Gates in Timing Circuits 401

9.3 OP AMP and its Applications in Timing Circuits 403

9.4 Schmitt Trigger ICs 413

9.5 Monostable Multivibrator ICs 414

9.6 555 Timer 421

*Summary* 425

*Glossary* 425

*Review Questions* 426

*Problems* 427

## 10. A/D AND D/A CONVERTERS

429

10.1 Introduction 429

10.2 Digital-to-Analog Converters 430

10.3 An Example of D/A Converter IC 441

10.4 Sample-and-Hold 445

10.5 Analog-to-Digital Converters 446

10.6 An Example of A/D Converter IC 457

*Summary* 459

*Glossary* 460

*Review Questions* 461

*Problems* 461

## 11. SEMICONDUCTOR MEMORIES 463

- 11.1 Introduction 463
- 11.2 Memory Organisation and Operation 463
- 11.3 Expanding Memory Size 469
- 11.4 Classification and Characteristics of Memories 472
- 11.5 Read-only Memory 475
- 11.6 Read and Write Memory 485
- 11.7 Flash Memory 496
- 11.8 Content Addressable Memory 498
- 11.9 First-in, first-out Memory (FIFO) 504
- 11.10 Charge Coupled Device Memory 511
  - Summary* 515
  - Glossary* 516
  - Review Questions* 518
  - Problems* 518

## 12. PROGRAMMABLE LOGIC DEVICES 522

- 12.1 Introduction 522
- 12.2 ROM as a PLD 523
- 12.3 Programmable Logic Array 524
- 12.4 Programmable Array Logic 537
- 12.5 Complex Programmable Logic Devices (CPLDs) 554
- 12.6 Field-Programmable Gate Array (FPGA) 564
  - Summary* 572
  - Glossary* 572
  - Review Questions* 574
  - Problems* 575

## 13. FUNDAMENTALS OF MICROPROCESSORS 577

- 13.1 Introduction 577
- 13.2 An Ideal Microprocessor 578
- 13.3 The Data Bus 580
- 13.4 The Address Bus 582
- 13.5 The Control Bus 583
- 13.6 Microprocessor Based System—Basic Operation 584
- 13.7 Microprocessor Operation 587
- 13.8 Microprocessor Architecture 588
- 13.9 Instruction Set 590
- 13.10 The 8085A Microprocessor 592
- 13.11 The 8086 Microprocessor 617
- 13.12 Programming Languages 620
  - Summary* 621
  - Glossary* 622
  - Review Questions* 624
  - Problems* 625

<b>14. COMPUTER AIDED DESIGN OF DIGITAL SYSTEMS</b>	<b>627</b>
14.1 Introduction	627
14.2 Computer Aided Design (CAD) Concepts	628
14.3 CAD Tools	629
14.4 Introduction to VHDL	633
14.5 Describing Combinational Circuits using VHDL	649
14.6 Describing Sequential Circuits using VHDL	659
Summary	666
Glossary	666
Review Questions	669
Problems	670
 <b>Appendix A1—Reserved Words in VHDL</b>	 <b>672</b>
 <b>Appendix A2—Symbols Defined in VHDL</b>	 <b>673</b>
 <b>Appendix B—Bibliography</b>	 <b>674</b>
 <b>Appendix C—Answers to Review Questions</b>	 <b>676</b>
 <b>Appendix D—Answers to Selected Problems</b>	 <b>681</b>
 <i>Index</i>	 <b>703</b>