


* Thermal Considerations & Power Transistor:-

- class C power amplifier should conduct for less than $\frac{1}{2}$ cycle so Q point for transistor is selected below the cut off region.
- To operate the transistor below the cut off region, a voltage $-V_{BB}$ is applied to the base of NPN transistor, which will make BE junction reverse biased upto V_{BB} .
- During +ve half cycle, without V_{BB} BE junction will become forward biased.
But as we are applied $-V_{BB}$ to base, during +ve half cycle, of i/p signal the base emitter junction will remain reverse biased (off), till V_{BB} .
- Whenever $V_i > V_{BB}$, BE junction will be F.Bed & we are getting +ve pulse at o/p.
- During -ve half cycle, BE junction will reverse biased & $-V_{BB}$ will make BE junction reverse biased.
for complete -ve half cycle transistor will remain off.
Thus we are getting the pulses at the o/p.
To get complete signal (0 to 360°) at the o/p.
- capacitor is connected in parallel to the primary
Thus a tank circuit will be formed.
Due to charging & discharging of capacitor via a primary winding so we get complete cycle at o/p.
(flywheel effect.)



Thermal to electrical analogy

* Thermal Considerations & Power Transistor:-

Power dissipated by the device causes an increase in temperature at the junction of device. So the maximum power handled by a particular device & the temperature of the transistor junctions are related.

of the two types of BJTs,

Silicon (Si) : $150 - 200^{\circ}\text{C}$

Germanium (Ge) : $100 - 110^{\circ}\text{C}$

Silicon transistors provide greater maximum temperature ratings.


For many applications, avg power dissipated may be approximated as

$$P_D = V_{CE} I_C$$

This P_D is allowed only up to maximum temperature.

Above this temp, device P_D capacity must be reduced or derated so that at higher case temp, power handling capacity is reduced to 0W.

Power derating curve:-



typical power derating curve for silicon

The curve shows that the manufacturer will specify an upper temp point, after which a linear derating takes place.

for Si, P_{max} (handled by device) does not reduce to 0W until case temp is 200°C .

It is necessary to provide a (device) derating curve since it can be listed as 'derating factor' on device specification sheet.

$$P_D(\text{temp}_1) = P_D(\text{temp}_0) - (\text{Temp}_1 - \text{Temp}_0) (\text{derating factor})$$

Where Temp_0 = temp at which derating should begin


Temp_1 = particular temp at interest (above Temp_0)

$P_D(\text{temp}_0)$ & $P_D(\text{temp}_1)$ = maximum power dissipation at the temp specified.

Derating factor = is the value given by manufacturer in units of Watts per degree of temp ie W/°C.

* Heat Sink :- metal cases or frames and fans to remove the heat generated.

- The greater the power handled by the transistor, higher is the case temperature.
- The limiting factor in power handling by a particular transistor is the temperature of the device's collector junction.
- Power transistors are mounted in large metal cases to provide a large area from which the heat generated by the device may radiate (be transferred).
- so the device is mounted on some form of heat sink, so that its power handling capacity can approach the rated maximum value more closely.



Typical Heat Sink

When the heat sink is used, the heat produced by the transistor dissipating power has a larger area from which to radiate (transfer) the heat into the air, thereby


holding the case temperature to a much lower value than would result without the heat sink.

Even with an infinite heat sink (which, of course, is not available), for which the case temperature is held at the ambient (air) temperature, the junction will be heated above the case temperature & a maximum power rating must be considered.

* Thermal Analogy of a Power Transistor:-

Thermal to electrical analogy shows how the junction temperature T_J , case temperature T_C & ambient (air) temperature T_A are related by the device heat handling capacity,

- Temperature coefficient usually called thermal Resistance
- Thermal Resistance is used to describe heat effects by an electrical term.



θ_{JA} = total thermal Resistance (junction to ambient)

θ_{JC} = transistor thermal resistance (junction to case)

θ_{CS} = Insulator thermal resistance (case to heatsink)

θ_{SA} = heat sink thermal resist. (heat sink to ambient)

$$\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

Analogy can be used in applying Kirchhoff's law to obtain

$$T_J = P_D \theta_{JA} + T_A$$

This shows that, junction temperature "floats" on the ambient temp & that the higher the ambient temperature, the lower is the allowed value of device power dissipation.

The thermal factor θ provides information abt how much temperature drop (or rise) results for a given amount of power dissipation,

$$T_J - T_A = \theta_{JC} P_D$$

$$P_D = \frac{T_J - T_A}{\theta_{JC} + \theta_{CS} + \theta_{SA}}$$

* Thermal Resistance:-

Heat flow same like current flow.

Heat will flow from High^{er} temp to lower temperature. It is directly proportional to the difference in temperature (Δt) & inversely proportional to thermal resistance (θ)

Thermal resistance is the property of the material which opposes the flow of heat.

Mathematically $P_D = (\text{Heat flow}) \propto \frac{\Delta t}{\theta}$

$$P_D = \frac{T_2 - T_1}{\theta}$$

or Thermal resistance of material is given by,

$$\theta = \frac{\theta}{A} \quad \text{or} \quad \theta = \frac{T_2 - T_1}{P_D}$$

θ = Thermal resistivity
 d = thickness of the material
 A = Area of cross section

Ex1) To determine what max dissipation will be allowed for an 80W silicon transistor (rated at 25°C). If derating is required above 25°C by a derating factor of $0.5\text{W}/^{\circ}\text{C}$. At case temp of 125°C

Soln:- $P_d(\text{Temp}_1) = P_d(25^{\circ}\text{C}) = 80\text{W}$

Derating factor = $0.5\text{W}/^{\circ}\text{C}$

$T_2 = 125^{\circ}\text{C}$

$P_d(T_2) = ?$

$P_d(\text{Temp}_2) = P_d(\text{Temp}_1) - (\text{Temp}_2 - \text{Temp}_1)(\text{Derating factor})$

$P_d(T_2) = 30\text{W}$

Ex2) A silicon transistor is operated with a heat sink ($\theta_{SA} = 1.5^{\circ}\text{C}/\text{W}$). The transistor rated at 150W (25°C) has $\theta_{JC} = 0.5^{\circ}\text{C}/\text{W}$. & mounting insulation has $\theta_{CS} = 0.6^{\circ}\text{C}/\text{W}$. What max. power can be dissipated if the ambient temp is 40°C & $T_j(\text{max}) = 200^{\circ}\text{C}$

Soln:- $\theta_{SA} = 1.5^{\circ}\text{C}/\text{W}$

$\theta_{CS} = 0.6^{\circ}\text{C}/\text{W}$

$P_{d\text{max}} = 150\text{W}$

$T_A = 40^{\circ}\text{C}$

$P_d(25^{\circ}\text{C}) = 150\text{W}$

$T_j = 200^{\circ}\text{C}$

$\theta_{JC} = 0.5^{\circ}\text{C}/\text{W}$

$P_d = ?$

$\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA}$
 $= 0.5 + 0.6 + 1.5$

$P_d = \frac{T_j - T_A}{\theta_{JA}} = \frac{200 - 40}{2.6}$

$\theta_{JA} = 2.6^{\circ}\text{C}/\text{W}$

$P_d = 61.53\text{W}$

✓ Ex3) The principle harmonic in a certain $10\text{V}_{(p)}$ 15kHz are 2nd & 4th. All other harmonics are negligibly small. If THD is 12% & the amplitude of 2nd harmonic is 0.5V . What is the amplitude of 60kHz harmonics.

Soln:- $f_1 = 15\text{kHz}$

$A(60\text{kHz}) = A_4 = ?$

$A_1 = 10\text{V}_{(p)}$

$\text{THD} = \sqrt{D_2^2 + D_4^2}$

$\text{THD} = 12\% = 0.12$

$D_2 = \frac{A_2}{A_1} = \frac{0.5}{10} = 0.05$

$A_2 = 0.5\text{V}$

$0.12 = \sqrt{(0.05)^2 + D_4^2} \therefore D_4 = 0.109$