

## \* Depletion Type MOSFETs :-

The similarities in appearance between the transfer curve of JFETs & depletion type MOSFETs permit a similar analysis of each in dc domain.

- The primary difference between the two is the fact that the depletion type MOSFETs permit operating point with positive values of  $V_{GS}$  the level of  $I_D$  that exceeds  $I_{DSS}$ .
- In fact, for all the config, discussed so far, the analysis is the same if the JFET is replaced by a depletion type MOSFET.
- The only undefined part of the analysis is how to plot the Shockley's eqn for +ve values of  $V_{GS}$ .

How far into the region of +ve values of  $V_{GS}$  & values of  $I_D$  greater than  $I_{DSS}$  does the transfer curve have to extend?


- For most situations, this required range will be fairly well defined by MOSFET parameters & the resulting bias line of  $I_D$  vs  $V_{GS}$ .

## Biasing for DMOSFET :-

- ① Fixed Bias ckt : - same as that of JFET
- ② Voltage divider Bias ckt -  
with a example

# ① Fixed Bias Configuration:-

- It is one of the simplest biasing arrangement, for n-channel JFET.
- It is one of the few FET config that can be solved just as directly using either a mathematical or a graphical approach.



## ② Mathematical Approach:-

### DC Analysis:-

- $C_1, C_2$  are open ckt for dc analysis. & s.c for ac analysis
- $R_G$  is present to ensure that  $V_i$  appears at the g/p to FET amplifier for ac analysis.


### $R_G$ For DC analysis:-

$$I_G \cong 0 \text{ A}$$

$$V_{R_G} = I_G R_G = 0 \times R_G = 0 \text{ V}$$

- $\therefore V_{R_G} \cong 0$  permits replacing  $R_G$  by s.c equivalent.

g/p section



### Network for dc analysis

- The resulting level of  $I_D$  is controlled by Shockley's Eqn

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2$$

- Apply KVL in clockwise direction of the indicated loop,

$$-V_{GG} - V_{GS} = 0$$

$$\therefore V_{GS} = -V_{GG}$$

- Since  $V_{GG}$  is a fixed dc supply, the vtg  $V_{GS}$  is fixed in magnitude resulting in config - 'Fixed Bias'

To draw Transfer curve  $\Rightarrow I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$

$-V_{GS}$	$I_D (mA)$
0	$I_{DSS}$
$0.5 V_P$	$I_{DSS}/2$
$0.5 V_P$	$I_{DSS}/4$
$V_P$	0

## (b) Graphical Approach

- A graphical analysis requires a plot of Shockley's Eq<sup>n</sup> as shown in fig (a)
- choosing  $V_{GS} = V_P/2$  will result in  $I_D = I_{DSS}/4$  when plotting the eq<sup>n</sup>.
  - For this analysis 3 pts defined by  $I_{DSS}$ ,  $V_P$  & the intersection just described will be sufficient for plotting the curve.




fig (a) plotting Shockley's Eq<sup>n</sup>





fig (b) finding sol<sup>n</sup> for Fixed Bias config.

- The fixed level of  $V_{GS}$  has been superimposed as a vertical line at  $V_{GS} = -V_{GG}$ .
- At any pt on the vertical line, the level of  $V_{GS}$  is  $-V_{GG}$  - the level of  $I_D$  must simply be determined by this vertical line.
- The pt where the two curves intersect is the common sol<sup>n</sup> to the config i.e. quiescent or operating pt.
- The  $I_{DQ}$  is determined by drawing a horizontal line from the Q pt to the vertical  $I_D$  axis.

Q/P section



The  $V_{DS}$  of o/p section by KVL,  $\Rightarrow V_{DD} - I_D R_D - V_{DS} = 0$

$$+ V_{DS} + I_D R_D - V_{DD} = 0$$

$$\therefore V_{DS} = V_{DD} - I_D R_D$$

$$\& \underline{V_S = 0V}$$

$$V_{DS} = V_D - V_S$$

$$\therefore \underline{V_D = V_{DS}}$$

$$\text{i.e. } V_D = V_{DS} + V_S = V_{DS} + 0V$$

$$\& V_D = V_{DD} - I_D R_D$$

$$\& V_{GS} = V_G - V_S$$


$$V_G = V_{GS} + V_S = V_{GS} + 0V$$

$$\underline{V_G = V_{GS}}$$

disadvantage: As two power supplies are required it is not preferable.



- $I_{DQ}$  and  $V_{GSQ}$ .
- $V_D$ .

**FIG. 7.34**

Example 7.9.

**Solution:**

- The self-bias configuration results in

$$V_{GS} = -I_D R_S$$

as obtained for the JFET configuration, establishing the fact that  $V_{GS}$  must be less than 0 V. There is therefore no requirement to plot the transfer curve for positive values of  $V_{GS}$ , although it was done on this occasion to complete the transfer characteristics. A plot point for the transfer characteristics for  $V_{GS} = 0$  V is

$$I_D = \frac{I_{DSS}}{4} = \frac{8 \text{ mA}}{4} = 2 \text{ mA}$$

and

$$V_{GS} = \frac{V_P}{2} = \frac{-8 \text{ V}}{2} = -4 \text{ V}$$

and for  $V_{GS} = 0$  V, since  $V_P = -8$  V, we will choose

$$V_{GS} = +2 \text{ V}$$

and

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2 = 8 \text{ mA} \left( 1 - \frac{+2 \text{ V}}{-8 \text{ V}} \right)^2 = 12.5 \text{ mA}$$

The resulting transfer curve appears in Fig. 7.35. For the network bias line, at  $V_{GS} = 0$  V,  $I_D = 0$  mA. Choosing  $V_{GS} = -6$  V gives

$$I_D = -\frac{V_{GS}}{R_S} = -\frac{-6 \text{ V}}{2.4 \text{ k}\Omega} = 2.5 \text{ mA}$$

The resulting  $Q$ -point is given by

$$I_{DQ} = 1.7 \text{ mA}$$


$$V_{GSQ} = -4.3 \text{ V}$$

- $V_D = V_{DD} - I_D R_D$

$$= 20 \text{ V} - (1.7 \text{ mA})(6.2 \text{ k}\Omega) = 9.46 \text{ V}$$

The example to follow employs a design that can also be applied to JFET transistors. At first impression it appears rather simplistic, but in fact it often causes some confusion when first analyzed due to the special point of operation.

Ex1. For the n-channel depletion type MOSFET (DMOSFET) of given fig, determine (a)  $I_{DQ}$  &  $V_{GSQ}$  (b)  $V_{DS}$  (c)



Graphical Approach -

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2 = 6 \text{ mA} \left[ 1 - \left( \frac{1 \text{ V}}{-3 \text{ V}} \right) \right]^2 = 10.67 \text{ mA}$$

$$V_G = \frac{R_2 \times V_{DD}}{R_1 + R_2} = 1.5 \text{ V}$$

$$V_{GS} = V_G - I_D R_S$$

$$V_{GS} = 1.5 \text{ V} - I_D (750 \Omega)$$

put  $I_D = 0 \text{ mA}$


$$V_{GS} = 0 \text{ V}$$

$$V_{GS} = 1.5 \text{ V}$$

$$I_D = \frac{V_G}{R_S} = \frac{1.5 \text{ V}}{750 \Omega} = 2 \text{ mA}$$

pt ① ( $I_D = 0 \text{ mA}$ ,  $V_{GS} = 1.5 \text{ V}$ )

pt ② ( $I_D = 2 \text{ mA}$ ,  $V_{GS} = 0 \text{ V}$ )



$$\therefore I_{DQ} = 3.1 \text{ mA}$$

$$V_{GSQ} = -0.8 \text{ V}$$

$$V_{DS} = V_{DD} - I_D (R_D + R_S) = 18 \text{ V} - [3.1 \text{ mA} (1.8 \text{ k} + 750 \Omega)]$$

$$V_{DS} \approx 10.1 \text{ V}$$

Determining a pt for given N/W

$$I_D^2 + K_1 I_D + K_2 = 0$$

### \* Mathematical Approach

$$\textcircled{1} \quad I_D = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2 \quad \text{--- (1)}$$

$$V_G = \frac{R_2 \times V_{DD}}{R_1 + R_2}$$

$$V_G = \frac{10 \times 18}{10 + 110} = 1.5 \text{ V} \quad \& \quad V_{GS} = V_G - I_D R_S$$

$$V_{GS} = 1.5 - 750 I_D \quad \text{--- (2)}$$

put eq<sup>n</sup> (2) i.e. value of  $V_{GS}$  in eq<sup>n</sup> (1).

$$I_D = I_{DSS} \left[ 1 - \frac{(1.5 - 750 I_D)}{V_P} \right]^2$$

$$= 6 \times 10^{-3} \left[ 1 - \frac{1.5 - 750 I_D}{-3} \right]^2$$

$$= 6 \times 10^{-3} [1 + 0.5 - 250 I_D]^2$$

$$= 6 \times 10^{-3} [1.5 - 250 I_D]^2$$

$$= 6 \times 10^{-3} [2.25 - 750 I_D + 62500 I_D^2]$$

$$I_D = 0.0135 - 4.5 I_D + 375 I_D^2$$

$$\therefore \boxed{375 I_D^2 - 5.5 I_D + 0.0135 = 0}$$

Solve this eq<sup>n</sup>

$$I_D = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$= \frac{+5.5 \pm \sqrt{(5.5)^2 - 4(375 \times 0.0135)}}{2 \times 375}$$

$$\boxed{I_D = 11.55 \text{ mA} \quad \text{or} \quad I_D = 3.11 \text{ mA}}$$

$$\text{At } I_D = 11.55 \text{ mA}$$

$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$

$$= 18 - 11.55 (1.8 + 0.75)$$

$$V_{DS} = -11.45 \text{ V}$$

-ve  $V_{DS}$  is not acceptable as it is impossible practically.

$\therefore$  let us choose  $I_{DQ} = 3.11 \text{ mA} \quad \therefore I_{DQ} = 3.11 \text{ mA}$

$$\textcircled{2} \quad V_{DSQ} \Rightarrow$$

$$V_{DS} = V_{DD} - I_D (R_S + R_D)$$


$$= 18 - 3.11 (1.8 + 0.75)$$

$$\boxed{V_{DS} = 10.07 \text{ V}}$$



## \* Biasing for Enhancement MOSFETS (EMOSFET):-

- The Transfer characteristics of EMOSFET is quite different from that of JFET & DMOSFET.
- For N-channel EMOSFET,  $I_D = 0$  for  $V_{GS} < V_{GS(th)}$  it is shown in transfer curve below.
- $\therefore$  For  $V_{GS} > V_{GS(th)}$ ,  $I_D$  is defined by



To complete the curve, the constant  $k$  of eq<sup>n</sup> (1) must be determined from the specification sheet data by substituting in eq<sup>n</sup> (1) & solving for  $k$  as follows.

$$\begin{cases} I_D = k (V_{GS} - V_{GS(th)})^2 \\ I_{D(con)} = k (V_{GS(con)} - V_{GS(th)})^2 \end{cases}$$

$$\therefore k = \frac{I_{D(con)}}{(V_{GS(con)} - V_{GS(th)})^2}$$

once  $k$  is defined other levels of  $I_D$  can be determined for chosen values of  $V_{GS}$ .

Typically, a pt bet<sup>n</sup>  $V_{GS(th)}$  &  $V_{GS(con)}$  & one just greater than  $V_{GS(con)}$  will provide a sufficient number of pts to plot eq<sup>n</sup> (1). (Note  $I_{D1}$  &  $I_{D2}$  on fig. (a))

# \* Biasing of E MOSFET - ① Feedback Biasing ② Voltage Divider Bias

## ① Feedback Biasing Arrangement -

The resistor  $R_G$  brings a suitably large  $v_{tg}$  to gate to drive MOSFET 'on'

$\therefore I_G = 0 \text{ mA}$  &  $V_{RG} = 0 \text{ V}$ , the dc equivalent N/W as shown in fig (b)




fig (a) feedback biasing N/W




fig (b) DC equivalent

from fig (b),  $V_D = V_G$   
 $V_{DS} = V_{GS}$  — ①


for d/p ckt,  $V_{DS} = V_{DD} - I_D R_D$  put eqn ①

$\therefore V_{DS} = V_{DD} - I_D R_D$  — straight line  
 $V_{DS} = V_{GS}$  — ②  $\therefore V_{GS} = V_{DD} - I_D R_D$

pt ①  $I_D = 0 \text{ mA}$  in eqn-②  $\therefore V_{GS} = V_{DD} \mid I_D = 0 \text{ mA}$

pt ②  $V_{GS} = 0 \text{ V}$ , in eqn ③

$I_D = \frac{V_{DD}}{R_D} \mid V_{GS} = 0 \text{ V}$




determining Q pt

$I_{DQ} = k [V_{GS} - V_{GS(th)}]^2$



## ② Voltage divider Bias Arrangement -



$$\therefore I_G = 0 \text{ mA}, \quad I_1 = I_2$$

$$V_{GG} = \frac{R_2 V_{DD}}{R_1 + R_2}$$

Apply KVL to indicated loop

$$V_G - V_{GS} - V_{RS} = 0$$

$$V_{GS} = V_G - I_D R_S$$

$$(V_{RS} = I_S R_S = I_D R_S)$$

①

for o/p section

$$V_{RS} + V_{DS} + V_{RD} - V_{DD} = 0$$

$$V_{DS} = V_{DD} - V_{RS} - V_{RD}$$

$$V_{DS} = V_{DD} - I_D (R_S + R_D)$$

Since the characteristics are a plot of  $I_D$  vs.  $V_{GS}$  & eqn ① relates the same two variables, the two curves can be plotted on the same graph & a soln determined at their intersection.

once  $I_{DQ}$  &  $V_{GSQ}$  are known, all the remaining quantities of the N/W such as  $V_{DS}$ ,  $V_D$  &  $V_S$  can be determined.


$$\& I_{DQ} = K [V_{GS} - V_{GS(TH)}]^2$$

from eqn ①,  
pt ①  $I_D = 0 \text{ mA}$ ,

$$V_{GS} = V_G |_{I_D = 0 \text{ mA}}$$


pt ②  $V_{GS} = 0$

$$I_D = \frac{V_G}{R_S} |_{V_{GS} = 0 \text{ V}}$$



### Example ON Hb bias EMOSFET

Ex1) Determine  $I_{DQ}$  &  $V_{DSQ}$  for enhancement type MOSFET



Mathematical Approach

Soln. ①  $k = \frac{I_{D(on)}}{[V_{GS(on)} - V_{GS(Th)}]^2} = \frac{6 \times 10^{-3}}{(8-3)^2} = 0.24 \times 10^{-3} \text{ A/V}^2$

$$I_D = k [V_{GS} - V_{GS(Th)}]^2 \quad \text{①}$$

$$V_{GS} = V_{DD} - I_D R_D$$

$$V_{GS} = 12 - I_D R_D \quad \text{put in eq ①} \quad \& \quad \text{put } V_{GS(Th)} = 3V \text{ in eq ①}$$

$$I_D = k [12 - I_D R_D - 3]^2$$

$$= 0.24 \times 10^{-3} [9 - I_D R_D]^2$$

$$\text{But } R_D = 2k\Omega = 2000\Omega$$

$$\therefore I_D = 0.24 \times 10^{-3} [9 - 2000 I_D]^2$$

$$= 0.24 \times 10^{-3} [81 - 36 \times 10^3 I_D + 4 \times 10^6 I_D^2]$$

$$I_D = 0.01944 - 8.64 \times 10^{-3} I_D + 960 I_D^2$$

$$\therefore [960 I_D^2 - 9.64 I_D + 0.01944 = 0]$$

$$I_D = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a} = \frac{9.64 \pm \sqrt{(-9.64)^2 - (4 \times 960 \times 0.01944)}}{2 \times 960}$$

$$I_D = 7.24 \text{ mA} \quad \text{or} \quad 2.79 \text{ mA}$$

$$V_{DS} = V_{DD} - I_D R_D$$

$$\text{Let } I_D = 7.24 \text{ mA} \quad V_{DS} = 12 - (7.24 \times 2) = -2.48 \text{ V}$$

But  $V_{DS}$  cannot be -ve hence  $I_D \neq 7.24 \text{ mA}$

$$\therefore I_{DQ} = 2.79 \text{ mA}$$

$$\textcircled{2} \quad V_{DSQ} = V_{DD} - I_{DQ} R_D$$


$$= 12 - (2.79 \times 2)$$

$$V_{DSQ} = 6.42 \text{ V}$$

for Graphical Approach - refer Boylestad (pg 436)

Ex 2. Determine  $I_{DQ}$ ,  $V_{GSQ}$  &  $V_{DS}$  for N/W shown

Eg on V.D  
E.Mos



$$V_{GS(Th)} = 5 \text{ V}$$

$$I_{D(on)} = 3 \text{ mA}$$

$$\text{at } V_{GS(oh)} = 10 \text{ V}$$

Mathematical Approach

$$\textcircled{1} \quad k = \frac{I_{D(on)}}{[V_{GS(oh)} - V_{GS(Th)}]^2} = \frac{3 \times 10^{-3}}{[10 - 5]^2} = 1.2 \times 10^{-4} \text{ A/V}^2$$

②  $I_{DQ} \Rightarrow$

$$I_D = k [V_{GS} - V_{GS(Th)}]^2$$

$$= 1.2 \times 10^{-4} \text{ A/V}^2 [V_{GS} - 5]^2 \quad \text{--- (1)}$$

$$V_G = V_{GS} + V_{RS} = V_{GS} + I_D R_S$$

$$V_{GS} = V_G - I_D R_S$$

$$V_{GS} = \frac{R_2 \cdot V_{DD}}{R_1 + R_2} - I_D R_S = \frac{18 \times 40}{18 + 22} - (820 I_D)$$

$$V_{GS} = 18 - 820 I_D \quad \text{--- put in eqn (1)}$$

$$I_D = 1.2 \times 10^{-4} [18 - 820 I_D - 5]^2$$

$$= 1.2 \times 10^{-4} [13 - 820 I_D]^2$$

$$= 1.2 \times 10^{-4} [169 - 21.32 \times 10^3 I_D + 672.4 I_D^2]$$

$$I_D = 0.02028 - 2.56 I_D + 80.68 I_D^2$$



$$80.68 I_D^2 - 3.56 I_D + 0.02028 = 0$$

$$I_D = \frac{3.56 \pm \sqrt{(-3.56)^2 - (4 \times 80.68 \times 0.02028)}}{2 \times 80.68}$$

$$I_D = 6.69 \text{ mA or } I_D = 37.4 \text{ mA}$$

$$I_D = 37.4 \text{ mA} \Rightarrow V_{DS} = V_{DD} - I_D (R_S + R_D)$$

$$= 40 - 37.4 (0.820 + 3)$$

$$V_{DS} = -102.87 \text{ V}$$

-ve  $V_{DS}$  is practically not acceptable  $\therefore I_D \neq 37.4 \text{ mA}$

$$\therefore I_{DQ} = 6.69 \text{ mA}$$

$$V_{GSQ} = V_G - I_{DQ} R_S$$

$$= 18 - 820 \times 6.69 \text{ mA}$$

$$V_{GSQ} = 12.51 \text{ V}$$

$$V_{DSQ} = V_{DD} - I_{DQ} (R_D + R_S)$$

$$= 40 - 6.69 (3 + 0.820)$$

$$V_{DSQ} = 14.44 \text{ V}$$

### \* Design -


It is good design practice for linear amplifiers to choose operating points that do not crowd the saturation level ( $I_{DSS}$ ) or cutoff ( $V_P$ ) regions.

- Levels of  $V_{GSQ}$  close to  $(V_P/2)$  or levels of  $I_{DQ}$  near  $(I_{DSS}/2)$  are certainly responsible starting points in the design.

- In every design procedure, the maximum levels of  $I_D$  &  $V_{DS}$  as appearing on the specification sheet must not be exceeded.

- The specific levels of N/W are provided & N/W parameters such as  $R_D$ ,  $R_S$ ,  $V_{DD}$  & so on must be determined.

Ex 2.) for the voltage divider bias configuration of given fig, if  $V_D = 12V$  &  $V_{GSQ} = -2V$ . Determine value of  $R_S$ .



Soln. -

$$V_G = \frac{R_2 \cdot V_{DD}}{R_1 + R_2} = \frac{47k \times 16V}{(47 + 91k)}$$

$$V_G = 5.44V$$

$$I_D = \frac{V_{DD} - V_D}{R_D} = \frac{16V - 12V}{1.8k\Omega} = 2.22 \text{ mA}$$


$$V_{GS} = V_G - I_D R_S$$

$$-2V = 5.44V - (2.22 \text{ mA} \times R_S)$$

$$R_S = \frac{7.44V}{2.22 \text{ mA}} = 3.35k\Omega$$

$$\therefore R_S = 3.3k\Omega \text{ (std)}$$

3) The levels of  $V_{DS}$  &  $I_D$  are specified as  $V_{DS} = \frac{1}{2} V_{DD}$  &  $I_D = I_{D(ON)}$  for the NW of fig. given determine the level of  $V_{DD}$  &  $R_D$  (con)



given  $I_D = I_{D(ON)} = 4 \text{ mA}$

$$V_{GS} = V_{GS(ON)} = 6V$$

$$V_{DS} = V_{GS} = \frac{1}{2} V_{DD}$$

$$6V = \frac{1}{2} V_{DD}$$

$$V_{DD} = 12V$$

$$R_D = \frac{V_{RD}}{I_D} = \frac{V_{DD} - V_{DS}}{I_{D(ON)}}$$

$$= \frac{V_{DD} - \frac{1}{2} V_{DD}}{I_{D(ON)}} = \frac{\frac{1}{2} V_{DD}}{I_{D(ON)}} = \frac{6V}{4 \text{ mA}}$$

$$R_D = 1.5k\Omega \text{ — std. value}$$