

# CPE 166 Midterm 2 - Part 1

Started: Nov 16 at 8:49am



## Quiz Instructions



### Question 1

2 pts

Would the following data waveform cause metastability problem?  $t_{su}$  and  $t_h$  are setup time and hold time for the D flipflop.



☒ Yes

☐ No



### Question 2

2 pts

In order to reduce metastability in a system, we can reduce the clock frequency.

☒ True

☐ False



### Question 3

2 pts

$s(7 \text{ downto } 0) \leq "0000" \& s(7 \text{ downto } 4)$ ; is an logical left shifter which shifts left by 4 bits.

- ☐ True
- ☒ False
- ☐



#### Question 4

2 pts

The even parity bit for the binary message "1011" is:

- A). 1
- B). 0



- ☒ A
- ☐ B



#### Question 5

16 pts

The ASM chart and the simulation waveform are shown below. CS is the current state signal which is updated at the rising edge of the clock, NS is the next state signal, RESET is asynchronous.



For the above waveform, select the correct values below:

A =  , B =

C =  , D =

E = '  , F =

G =  , H =

J =  , K =

L =  , M =

N =  , P=


Q =  , W=



### Question 6

5 pts

Generate the following waveform for signal x by using VHDL.



x <=  ,  after

ns,  after

ns;

Quiz saved at 8:51am

Submit Quiz