




2

Technological Trends

- Since the design of the integrated circuit, computers have advanced <u>dramatically</u>
- Home computer's today have more power than mainframes did 30 years ago
- A hand calculator has more power than the computer that took us to the Moon



Sacramento State - Cook - CSc 35

<u>3</u>

5

Integrated Circuits Improved In...

- Density total number transistors and wires can be placed in a fixed area on a silicon chip
- Speed how quickly basic logic gates and memory devices operate
- Area the physical size of the largest integrated circuit that can be fabricated

4

Rate of Improvement

- The increase in performance does <u>not</u> increase at a linear rate
- Speed & Density improves <u>exponentially</u>
 - from one year to the next... it has been a relatively constant fraction of the previous year's performance
 - ...rather than constant absolute value

Sacramento State - Cook - CSc

Moore's Law

- Gordon Moore is one of the co-founders of Intel
- He first observed (and predicted) computer performance improves exponentially, not linearly




Sacramento State - Cook - CSc 35



Moore's Law – The number of transistors on integrated circuit chips (1971-2018) 8

7



CISC vs. RISC

- There is, an often contentious, debate on how to design a processor
- For instance:
 - · how is memory going to be
 - · what instructions are needed
 - · how to encode/structure them

10

CISC vs. RISC

- Typically the debate comes down to CISC vs. RISC
- Processors are typically put into these two categories
- Rarely is a processor "pure" RISC or CISC
- It's a design philosophy with a large "gray" area



CISC

- Complex Instruction Set Computer (CISC) emphasizes flexibility in instructions
- Hardware should contain the complexity rather than the software

<u>11</u>

<u>12</u>

CISC Characteristics

- Instructions can take multiple clocks – depending on how complex
- Operands are generalized each can access memory, immediates or registers



25 Sacramento State - Cook - CSc 35

13

CISC Characteristics

- Very few general-purpose registers
- The number of bytes, used by instructions, tend to vary in sizes



14

Example CISC Processors

- Intel x86
 - evolved from the 8088 processor and contains 8-bit, 16-bit, and 32bit instructions
 - dominant processor for PCs
- Motorola 68000
 - · used in many 80's computers
 - · ...including the first Macintosh

Sacramento State - Cook - CSc 35



<u> 15</u>

17

Example CISC Processors

- VAX
 - contained even more addressing modes than we will cover
 - · specialized instructions even case blocks!
 - supported data types beyond float and int: variable-length strings, variable-length bit fields, etc...

Fall 2020 Sacramento Sa

<u>16</u>

18

CISC Advantages

- Generally requires fewer instructions than RISC to perform the same computation
- Programs written for CISC architectures tend to take less space in memory



Sacramento State - Cook - CSc 35

Please Wait

CSC 35 will start shortly

Lecture today. Review next class.

Moore's Law and CISC

- Computer speed through the 1980's grew exponentially
- However, ...
 - rate of processor growth has been far greater than memory
 - so, memory *relative to the processor's speed* has gotten much <u>slower</u>

Servenesis Siste - Corb - CSr 95



Memory is the Bottleneck

- CISC can access memory with nearly every instruction
- Memory is <u>slow</u> compared to register-to-register operations
- It is far more efficient (now) to do all work on the processor and use memory only when absolutely necessary



19

RISC

- Reduced Instruction Set
 Computer (RISC)
 emphasizes simplicity
- Software should contain the complexity rather than hardware



Sacramento State - Cook - CSc 35

<u>21</u>

RISC

20

- So, RISC contains fewer instructions than CISC – only the minimum needed to work
- Minimalize memory access
 - only a few instructions can access memory
 - usually limited to register load and store instructions



22

24

RISC Characteristics

- Access to memory is restricted to load/store instructions
- Many registers since all instructions can only use registers for calculations

<u>23</u>




Sacramento State - Cook - CSc 35

RISC Characteristics

- Instructions typically take one clock cycle each
- The number of bytes, used by instructions, tend to fixed in size (all 32-bit, for example)



ali 2020 Sacramento



RISC Advantages Simpler instructions make it easier to implement on different processors - and make them more efficient Easier to program and master less to learn Memory access is minimalized

<u>25</u>

27

29

RISC vs. CISC Comparison CISC **RISC** Emphasis on software complexity Emphasis on hardware complexity Most operands can access memory Load/Store instructions can access memory Low number of registers Higher number of registers Instructions can have multiple clock cycles Instructions tend towards one per clock cycle Encoded instructions vary in size Encoded instructions are all the same size.

Latest Approach

- After the 1990s, RISC architectures have incorporated some of most useful complex instructions from CISC architectures
- Rely on their micro-architecture to implement these instructions with little impact on the clock cycle

28


30

26

```
CISC Example (not x86)
       R1, a
                   * (b + c)
       R1, d
```

RISC Example (not x86)





31

1. Fetch the Instruction First, the processor fetches the instruction from the memory The result is stored in Fetch the Instruction Register Formally known as Instruction Fetch (IF)

2. Decode the Instruction Second, the instruction is decoded to determine what it is and its operands Decode Signals are sent to the execution unit as input Formally known as Instruction Decode (ID)


<u>34</u>


<u>33</u>

3. Read Inputs **Execution Unit then** reads the values of the instruction These be Immediates. registers, and from memory Formally known as Memory Access (Mem) <u>35</u>


4. Execute the Instruction Third, values are passed to the ALU Depending on the complexity of the Execute instruction, some computations require multiple clock cycles Formally: Execute (EX)


36






<u>37</u>







Pipelining ■ It is <u>invisible</u> to the programmer... implemented by the hardware Pipelining is different from multi-core processors! Pipeline happens on one core <u>42</u>

The Laundry Metaphor

- To understand the concept, typically a "laundry metaphor" is used
- Based on how we all do our laundry:
 - · put the clothes in the washing machine
 - · put the wet clothes in the dryer
 - · fold the clothes and put them away

43



44



45

Looking At Our Task


- It took us until <u>10pm</u> to finish our laundry!
- But.... some of our equipment was idle
 - when we were washing laundry, the dryer and folding counter was idle
 - when the dryer was being used, the washer and folding counter was idle
 - when the folding counter was being used, the washer and dryer were idle


<u>46</u>

The Pipelined Approach

- Let's overlap these loads of laundry
- We don't have to wait until the first load is done before were start the next one
- Better approach
 - put the Load 1 in the washing machine
 - · after Load 1 is washed, we place it in the dryer
 - · washer is now available... start load 2

47





So, is it faster?

- Note: the actual time required to finish a load of laundry has <u>not</u> changed
- It still requires the same 3 steps and each takes one hour
- The speedup occurs because the different loads are executed in parallel

50

49

Start-up and Wind-down

- At the beginning of the work load, the pipeline wasn't completely full
- So, the pipeline has to fill before we get our full speedup
- As the number of Loads increases...
 - · pipeline is full for a larger fraction of the time
 - so the start-up and wind-down (finishing the last load) becomes meaningless

Sacramento State - Cook - CSc 35

<u>51</u>

Pipelined Instructions

- Just like the laundry metaphor, processors have different components that can used at the same time
- On modern processors, practically <u>all</u> the hardware is in continuous use



<u>52</u>

54

Pipelined Instructions

- Ideally, nothing is ever idle!
- Different stages of execution are pipelined
 - fetch
 - decode
 - read
 - · execution
 - · write back

F36 2020

Unpipelined Instructions

Time 1 2 3 4 5 6 7 8 9 10

Pipe 1 Fetch Decode Read Execute Write Fe

<u>53</u>

ç

