CPE166 Final Exam - Part 1 At

Started: Dec 14 at 9:36am

Quiz Instructions


Each question in part 1 has only one correct answer.

The CPE 166 final exam has both part 1 and part 2.

The questions in Part 1 are in the multiple choice format. Once you're done, you'll need to work on the Part 2 questions.

On the Canvas website, click "Assignments" to find the CPE166 Final Exam - Part 2.

You'll need to upload a solution file for the part 2 questions.




Question 2 3 pts


Consider the binary message 111101, and a generating polynomial $P(x) = x^3 + x + 1$. Then for error correction and detection, the CRC bits attached at the end of the


above 6-bit message should be 101.

	True		
l	False		
O True			
False			



Question 4	3 pts
Reducing setup time of D Flip-Flop can be used to minimize the effect of the metastability problem.	
True	
○ False	






Question 7


The transmission line circuit is shown below.

3 of 7 12/14/2022, 9:39 AM




Question 8 24 pts

Use hierarchical design strategy to implement the circuit shown below in **Verilog**. When scan is true, the system should shift the testing data TDI through all scannable registers and move out through signal TDO. When scan is false, the system should work in the normal mode.



5 of 7 12/14/2022, 9:39 AM





Saving... Submit Quiz