

California State University, Sacramento
The College of Engineering and Computer Science

CPE 166 Advanced Logic Design


Midterm 2 – Part 2

Fall 2022

Student Name: VIGOMAR KIM ALGADOR

Part2.1 [20 points].

(1). Design the following LFSR circuit in VHDL and use “1111” as the seed value for the LFSR



```
library ieee ;
use ieee.std_logic_1164.all ;
```

```
entity lfsr is
port (clk, reset: in std_logic;
      q: out std_logic_vector (3 downto 0));
end lfsr;
```

```
architecture arch of lfsr is
signal r_reg : std_logic_vector (3 downto 0) ;
signal fb : std_logic;
constant SEED: std_logic_vector (3 downto 0) := "1111";
```

```
begin
process (clk , reset)
begin
    if (reset='1') then
        r_reg <= SEED;
    elsif (rising_edge(clk)) then
        r_reg <= fb & r_reg(3 downto 1);
    end if;
end process;
```

```
fb <= r_reg(1) xor r_reg(0);
q <= r_reg;
end arch;
```

(2). Write a VHDL testbench for the above design.

```
library ieee ;
use ieee.std_logic_1164.all ;

entity lfsr_tb is
end lfsr_tb;

architecture testbench of lfsr_tb is
    signal clk, reset: std_logic;
    signal q: std_logic (3 downto 0);


    component lfsr
    port (clk, reset: in std_logic;
          q: out std_logic_vector (3 downto 0));
    end component;

    begin
        uut: lfsr port map(clk, reset, q);

        process begin
            clk <= '0'; wait for 5 ns;
            clk <= '1'; wait for 5 ns;
        end process;

        process begin
            reset <= '1'; wait for 2 ns;
            reset <= '0' wait for 200 ns;
            wait;
        end process;
    end testbench;
```

Part2.2 [10 points] Fill out blanks below by using VHDL.



W <= B when S = '1' else
 A ;

With m select
Y <= W when "00" ,
 E when "01" ,
 E when "10" ,
 C and D when others;

Part2.3 [20 Points] Design the following timer using VHDL.

This new timer system is specified below.

1 minute = 120 seconds instead of traditional 60 seconds.

1 hour = 120 minutes instead of traditional 60 minutes.

Suppose this new timer can only count from 0 to 5 hours and then it will repeat.

Use clk and reset as inputs.

Use S (seconds), M (minutes), and H (hours) as outputs.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity timer is
port( clk, reset: in std_logic;
      S: out std_logic_vector(6 downto 0);
      M: out std_logic_vector(6 downto 0);
      H: out std_logic_vector(2 downto 0) );
end timer;

architecture arch of timer is
signal S_reg : std_logic_vector(6 downto 0) ;
signal M_reg : std_logic_vector(6 downto 0) ;
signal H_reg : std_logic_vector(2 downto 0) ;
```

```

begin
process (clk,reset)
begin
    if (reset='1') then
        S_reg <= (others=>'0');
        M_reg <= (others=>'0');
        H_reg <= (others=>'0');
    elseif rising_edge(clk) then
        if(S_reg = 119) then          -- count for seconds
            S_reg <= (others=>'0');
        else
            S_reg <= S_reg +1 ;
        end if;
        if(S_reg = 119) then          -- count for minutes
            if(M_reg = 119) then
                M_reg <= (others=>'0');
            else
                M_reg <= M_reg +1 ;
            end if;
            if(S_reg = 119 and M_reg = 119) then      -- count for hours
                if(H_reg = 4) then
                    H_reg <= (others=>'0');
                else
                    H_reg <= H_reg +1 ;
                end if;
            end if;
        end if;
    end if;
end process;

S <= S_reg;
M <= M_reg;
H <= H_reg;
end arch;

```

Part2.4 [21 Points] Complete the following 128 x 8 RAM design in VHDL. cs is the high active chip select, we is the high active write enable, and oe is the high active output enable.

library ieee ;

use ieee.std_logic_1164.all;

use ieee.std_logic_unsigned.all;

entity ram is

port (

address : in std_logic_vector (3 downto 0);

data : out std_logic_vector (7 downto 0);

cs :in std_logic;

we :in std_logic;

oe :in std_logic

```

);
end ram;

architecture beh_ram of ram is

type memory is array (0 to 127) of std_logic_vector ( 7 downto 0 );

signal mem : memory;

begin

MEM_WRITE:
process (address, data, cs, we)
begin

    if (cs = '1' and we = '1' ) then

        mem ( conv_integer (address)) <= data ;

    end if;
end process;

MEM_READ:
process (address, cs, we, oe, mem)
begin
    if (cs = '1' and we = '0' and oe = '1' ) then

        data <= mem(conv_integer (address));

    else

        data <= ( others => 'z' );

    end if;
end process;

end beh_ram;

```