California State University, Sacramento The College of Engineering and Computer Science

CPE 166 Advanced Logic Design

Midterm 2 – Part 2


Fall 2022

Student Name: VIGOMAR KIM ALGADOR

Part2.1 [20 points].

q <= r_reg; end arch;


(1). Design the following LFSR circuit in VHDL and use "1111" as the seed value for the LFSR



(2). Write a VHDL testbench for the above design.

```
library ieee;
use ieee.std_logic_1164.all;
entity lfsr_tb is
end lfsr_tb;
architecture testbench of Ifsr_tb is
signal clk, reset: std_logic;
signal q: std_logic (3 downto 0);
component Ifsr
port (clk, reset: in std_logic;
      q: out std_logic_vector (3 downto 0));
end component;
begin
uut: Ifsr port map(clk, reset, q);
process begin
      clk <= '0'; wait for 5 ns;
      clk <= '1'; wait for 5 ns;
end process;
process begin
      reset <= '1'; wait for 2 ns;
      reset <= '0' wait for 200 ns;
      wait;
end process;
end testbench;
```

Part2.2 [10 points] Fill out blanks below by using VHDL.



Part2.3 [20 Points] Design the following timer using VHDL.

This new timer system is specified below.

1 minute = 120 seconds instead of traditional 60 seconds.

when

when others;

1 hour = 120 minutes instead of traditional 60 minutes.

Suppose this new timer can only count from 0 to 5 hours and then it will repeat.

Use clk and reset as inputs.

C and D

Use S (seconds), M (minutes), and H (hours) as outputs.

```
begin
process (clk,reset)
begin
       if (reset='1') then
              S_reg <= (others=>'0');
              M_reg <= (others=>'0');
              H_reg <= (others=>'0');
       elseif rising_edge(clk) then
              if(S_reg = 119) then
                                           -- count for seconds
                     S_reg <= (others=>'0');
              else
                     S reg \le S reg + 1;
              end if;
              if(S_reg = 119) then
                                           -- count for minutes
                     if(M_reg = 119) then
                            M reg \leq (others=>'0');
                            M reg \le M reg + 1;
              end if;
              if (S reg = 119 and M reg = 119) then
                                                          -- count for hours
                     if(H_reg = 4) then
                            H_reg <= (others=>'0');
                     else
                            H_reg \le H_reg + 1;
                     end if:
              end if;
       end if;
end process;
S <= S_reg;
M <= M_reg;
H \le H \text{ reg};
end arch;
```

Part2.4 [21 Points] Complete the following 128 x 8 RAM design in VHDL. cs is the high active chip select, we is the high active write enable, and oe is the high active output enable.

```
library __ieee __;

use ieee.__std_logic_unsigned_.all;

use ieee.__std_logic_unsigned_.all;

entity ram is port (
   address: __in ____ std_logic_vector (____3 ___ downto 0);

data :__out __ std_logic_vector (____7 ___ downto 0);

cs :in std_logic;

we :in std_logic;
oe :in std_logic
```

```
);
end ram;
architecture beh_ram of _____ is
type memory is array (o to 127) of std_logic_vector (______ downto 0);
signal mem: ______;
begin
 MEM_WRITE:
 process (address, data, cs, we)
 begin
  if (cs = _1'1') and cos = _1'1' ) then
     mem (conv_integer (address)) <= data;
  end if;
 end process;
 MEM_READ:
 process (address, cs, we, oe, mem)
 begin
  if (cs = \frac{1}{2} and ce = \frac{1}{2} and ce = \frac{1}{2} ) then
    data <= mem(conv_integer(address));</pre>
  else
   __data___ <= (__others => 'Z'____);
  end if:
 end process;
end beh ram;
```