

CPE166 Midterm 1 - Part 1

Started: Oct 7 at 9:03am


Quiz Instructions



Question 1

16 pts

Write the Verilog program for the following combinational circuit.



```
module cir1 (A, B, C, D, E, Y);
```

```
  __input__ A, B, C, D, E;
```

```
  __output__ Y;
```

```
  __wire__ M, N, P, F;
```

```
  assign M = __~A__;
```

```
  assign F = __~(D & E)__;
```

```
  assign N = __B & C__;
```

```
  assign P = __M ^ N__;
```

```
assign Y = ____ ~ ( P | F ) ____;  
endmodule
```



Question 2


48 pts

2.[22 points] Use Verilog hierarchical design method to design the following circuit.

1). Design rising edge clock triggered 1-bit D FlipFlop with high active synchronous reset.

```
module dff (D, clk, reset, Q);  
input ____ D, clk, reset ____;  
output ____ Q ____;  
reg ____ Q ____;  
always@( ____ posedge ____ clk_ )  
begin  
if (reset)  
____ Q <= 0; ____;  
else  
____ Q <= D ____;  
end  
endmodule
```

2). Use dff above to implement the following circuit and complete the Verilog design.



```
module cir2 (D, CLK, RESET, Q);
```

```
input _____ D, CLK, RESET _____;
```

```
input    CLK, RESET;
```

```
output   Q;
```

```
_____ wire _____ Q _____ ; // Other internal signals
```


```
dff g0( _____ D[0], CLK, RESET, M[0] _____ );
```

```
dff g1( _____ D[1], CLK, RESET, M[1] _____ );
```

```
and g3 ( _____ M[0], M[1], Q _____ );
```

```
endmodule
```

3). Write Verilog testbench for the above cir2.v design based on the following waveform.



```
`timescale 1ns/1ns
```

```
module tb;
```

```
____ input _____ clk, reset;
```

```
____ input [1:0] D _____;
```

```
____ output _____ Q;
```

```
cir2 uut ( _____ CLK, RESET, D, Q _____ );
```

```
initial clk = _____ 1 _____;
```

```
always _____ #5 _____ clk = ~ clk;
```

```
initial begin
```

```
reset = _____ 1 _____;
```

D = ;

#7 reset = ;

;

;

;

;

#10 \$stop;

end

endmodule

Quiz saved at 9:58am

Submit Quiz