

Chapter 2:

Instruction Set Architecture (ISA)

specifically : MIPS ISA

Add Instruction

Asm notation: add $\overset{\curvearrowleft}{a}, \overset{\curvearrowleft}{b}, c$ # put $c+b$ into a

C Example:

$$f = (g+h) - (i+j);$$

Mips equivalent:

```
| add $t0, $i, $j      | 32 bit  
| add $t1, $g, $h      |  
| sub $f, $t1, $t0      |
```

Example with MiPS Registers


C code: $F = (g+h)-(i+j);$

MIPS:

```
add $t0, $s1, $s2
add $t1, $s3, $s4
sub $s0, $t0, $t1
F
```

Register File


- Small storage of local variables



Memory operations

- Load from memory address to Reg File.
- store Reg to some address in Memory

MIPS operations for Mem access:



word: 32 bits \rightarrow 4 bytes

byte: 8 bits

offset: in words

more complete example:

C code: $F = (g+h) - (i+j);$

Mips assembly:

assumption:

\$55 is base of
variable space.

loading {

lw \$51, 1(\$55) $\rightarrow i$
lw \$52, 2(\$55) $\rightarrow j$
lw \$53, 3(\$55) $\rightarrow g$
lw \$54, 4(\$55) $\rightarrow h$

read from mem

math {

; add \$t0, \$51, \$52 ;
; add \$t1, \$53, \$54 ;
; sub \$50, \$t0, \$t1 ;
; sub \$50, \$t1, \$t0 ;

to reg

store {

sw \$50, 0(\$55)

write from reg
mem.

Example mem operation to array

C code: $g = h + A[8];$

Mips asm:

IW \$t0, $\frac{32}{imm}(\$s3)$
add $\frac{\$s1}{reg}, \frac{\$s2}{reg}, \frac{\$t0}{reg}$

assump:

g is in $\$s1$

h is in $\$s2$

base of array 'A'
is in $\$s3$

why have registers?

- Registers are faster to access
(because its small)
- Known capacity, so register indexing takes
Fixed number of bits.
- Register file (or physical place registers are stored)
is part of ISA.
- MIPS: 32 word-sized registers

5 bit
 $add \rightarrow 3 \times 5 = 15$ bit

Example Nested procedure calls

```
C: int fact( int n ) {  
    if( n < 1) return 1;  
    else return (n * Fact(n-1));  
}
```

assump: ---
n in \$ao
result in \$vo!
--- --- ---

assembly: fact:

addi \$sp, \$sp, -8	Stack push # 2 DWs
sw \$ra, 4(\$sp)	\$ra - 8 = 2 x 4 \$ao ↓ DW
sw \$ao, 0(\$sp)	\$sp

set less than(lmm) ← Slti \$t0, \$ao, 1

beq \$t0, \$zero, L1

addi \$vo, \$zero, 1

addi \$sp, \$sp, +8

- jr \$ra

L1:

addi \$ao, \$ao, -1

jal fact

stack pop


lw \$ao, 0(\$sp)
lw \$ra, 4(\$sp)
addi \$sp, \$sp, +8
mul \$vo, \$ao, \$vo
jr \$ra

character data


need protocols when communicating "written data".

e.g. ASCII uni:code
8-bit 32-bit
(128 char) (4 gig word, emoji, ...)

- byte and halfword load/store operations



MIPS I-Format Instruction



Features of MIPS : { Fixed width inst:

pros: Easier to decode

cons: limits capability of instructions

- Logic operations

instructions for bit manipulation

OP	C	Mips opcode
shift L	<<	SHL
shift R	>>	SRL
and, or not,xor...	&, ~	and, or not, xor

→ not inst opcode is unavailable.



not: nor \$50, \$51, \$zero

→ not \$50, \$51

why waste an opcode.

Conditional operations (Control-Flow)

(branch and jump instructions)



Example Branch

C: IF ($i == j$) $F = g + h$;
else $F = g - h$;

assump: F, g, h are in

reg $\$S0, \$S1, \$S2, \dots$


MIPS: $bne \$S3, \$S4, L1$

$add \$S0, \$S1, \$S2$

j Exit

L1: $sub \$S0, \$S1, \$S2$

Exit: ...



Loop Example

C: `while(save[i] == K) i++;`

assump: i is in $\$S3$

K is in $\$S5$

base of $save$ is $\$S6$
($save$ is of word size)

Mips: Loop:

<u>SLL</u>	$\$T1, \$S3, 2$	shift $\$S3$ left by 2 bits
<u>add</u>	$\$T1, \$T1, \$S6$	
<u>LW</u>	$\$T0, 0(\$T1)$	$\boxed{LW \ $T0, \underline{\$S3}(\$S6)}$
<u>bne</u>	$\$T0, \$S5, EX$	
<u>addi</u>	$\$S3, \$S3, 1$	
<u>j</u>	<u>Loop</u>	

Ex: ...

register offset for
LW is not provided
(would have cut 2
instructions)

Basic Blocks

a region of code with:

- a) no branch/jump enters from outside
- b) no branch/jump exits the region.

ISAs tend to not have/allow
arbitrary destination jump/branch instruction.
this to have clear basic block boundaries.

2's complement ↗ most significant bit
sign: determined by MSB → 1: negative
 0: positive

to make negative:


Flip the bit
add 1

e.x: $\begin{array}{r} \text{neg.} \\ 11101 \\ 00010 \text{ Flip} \\ 00011 +1 \\ -3 \end{array}$

procedure calls:

what steps involved in procedure call?

1. place parameters of procedure call
in specific register locations.
2. "transfer control" to procedure. (i.e. jump to start of
procedure code)
3. Get local Storage (stack)
4. Execute procedure code
5. place result of procedure in a known register
for caller to access.
6. Release Local Storage
7. return to caller (for continuation)



Mips To handle procedure calls

Two main instructions:

jal Label # jumps to Label
and puts next instruction
address into \$ra.

jr \$ra # copies \$ra to "program
counter"
jump register

The Mips Register File

32 total:

8 \$S0, \$S1, ... \$S7 → on return from procedure call
must have old value.

10 \$T0, \$T1, ... \$T9 → not guaranteed to have old
values when returning from
a procedure call.

\$RA: return address.

mem base pointers {
 \$SP: stack pointer → the base of local variable address
 \$FP: frame pointer
 \$GP: global pointer (for base of static memory)

\$V0, \$V1: procedure call result.

\$A0,..\$A3: argument registers

Immediate Operands


C: $a++$

assump: 'a' is in $\$S3$


MIPS opn:

addi $\$S3, \$S3, 1$

\hookrightarrow 5 complement.



MIPS R-Format Instruction



- The bits that tell our processor "what to do".
- MIPS has a fixed-width ISA (32 b. ts)


Logic operations

instructions for bitwise manipulation

OP	C	MIPS opcode
shift left	<<	SLL
shift right	>>	SRL
and, or not nor	4, 1 ~	and, or not, nor

useful for extracting / inserting groups of bits.

example shift left



Type of Register-Register access

1) Full multiported Reg File

- is complex to design
- need "double pumping" clock
- circuit design constraints
- + no restriction on what registers can be used together.


2) Bank Register File

- splits registers into banks,
which can be accessed in same clock.
- + simpler design than full multiported reg file.
- limits which registers can be used by same instruction.

3) Accumulator-Based Register File *


- banked, but one bank is a single register
- + one register is implied (no address needed)
- greatly limits registers that can be used together.

stored-program concept




Register File with multiple ports


R-Format



Solution 1: Accumulator Based
(Keep one register outside)



MIPS Memory Layout



Example procedure

```
C: int leaf_exmpl (int g, int h, int i, int j){  
    int F = (g+h)-(i+j);  
    return F;  
}
```

assump: g,h,i,j are in \$a0,...\$a3
use \$s0 for 'F' *
result in \$v0

Mips asm: leaf_exmpl: ← enter with jal

addi \$sp, \$sp, -4	store
sw \$s0, 0(\$sp) # store \$s0	
add \$t0, \$a0, \$a1	
add \$t1, \$a2, \$a3	
sub \$s0, \$t0, \$t1	
addi \$v0, \$s0, 0	return
lw \$s0, 0(\$sp) # load \$s0	
addi \$sp, \$sp, +4	
jr \$ra	

Example Nested procedure call

```
c: int Fact(int n) {  
    if(n<1) return 1;  
    else return (n * Fact(n-1));  
}
```

$\Sigma \quad F(n-1)(n-2)(n-3) \dots 1$

assump
n is in \$a0
result is in \$v0

MIPS asm:

```
orig:  
;  
-jal Fact  
;  
;  
set less than  
    beq $t0, $zero, L1  
    addi $v0, $zero, 1 → load 1 into $v0,  
    addi $sp, $sp, +8 → return 1  
    jra  
  
L1:  
    addi $a0, $a0, -1 → n-1
```

Fact:
; addi \$sp, \$sp, -8
; sw \$ra, 4(\$sp)
; sw \$a0, 0(\$sp)
; slei \$t0, \$a0, 1 → set \$t0 to 1 if (a < 1)

→ 2x4 4 bytes in W

MIPS asm:

ori \$t0,

;

- jal fact

;

;

set less
than

Fact:

{ addi \$sp, \$sp, -8 }

{ sw \$ra, 4(\$sp) }

{ sw \$a0, 0(\$sp) }

{ slei \$t0, \$a0, 1 }

→ set \$t0 to 1 if ($a < 1$)

beg \$t0, \$zero, L1

addi \$v0, \$zero, 1 → load 1 into \$v0

addi \$sp, \$sp, +8

jr \$ra

→ return 1

L1:

addi \$a0, \$a0, -1 → n-1

jal Fact → Fact(n-1)

addi \$a0, \$a0, +1

mul \$v0, \$a0, \$v0 → n * Fact(n-1)

~~jr \$ra~~

{ lw \$a0, 0(\$sp) }

{ lw \$ra, 4(\$sp) }

{ addi \$sp, \$sp, +8 }

jr \$ra

String manipulation Example:

C: void strcpy (char x[], char y[]) #copy y into x

```
{     int i=0;
      while ((x[i]=y[i]) != '\0')
            i++;
}
```

assump: x,y in \$a0, \$a1
i in \$s0

Mips: strcpy: addi \$sp, \$sp, -4 # bytes
sw \$s0, 0(\$sp)

main
jal

L1: add \$s0, \$zero, \$zero
add \$t1, \$s0, \$a1 # get & Y[i]
lbv \$t2, 0(\$t1) # get Y[i]

L2: lw \$s0, 0(\$sp); add \$t3, \$s0, \$a0 # get & X[i]
addi \$sp, \$sp, 4
jr \$ra { sb \$t2, 0(\$t3) # put X[i] < Y[i]
beq \$t2, \$zero, L2
addi \$s0, \$s0, 1 # i++
jL1

J-Format

Reminder

31


0

R-Format



$6_b \ 5_b \ 5_b \ 5_b$

I-Format



$6_b \ 5_b \ 5_b \ 16_b$

J-Format

31

0



$6_b \ 26_b$

jal
j

target = $PC_{31:28} : Add_{26_b}$

MIPS v. Arm v. x86 v. Risc-V

Risc-V: very similar to MIPS. But open source.
Fixed width

ARM: popular mobile

16 Register
Fixed width (later extended)

x86:
8 Registers → more spilling of reg to memory*
variable width → decode more complicated
+ more instruction flexibility