
CPE166 Midterm 1 - Part 1

Started: Oct 7 at 9:03am

Quiz Instructions



```
assign Y = ____ ~(P|F) ___;
endmodule
```

Question 2 48 pts


2.[22 points] Use Verilog hierarchical design method to design the following circuit.


1). Design rising edge clock triggered 1-bit D FlipFlop with high active synchronous reset.

end


endmodule

2). Use dff above to implement the following circuit and complete the Verilog design.






3). Write Verilog testbench for the above cir2.v design based on the following waveform.



`timescale 1ns/1ns

module tb;



```
D = __
              2'b00
   #7 reset = __
       #5 D=2'b01
       #12 D=2'b01
      #10 D = 2'b11
       #12 D=2'b11
   #10 $stop;
end
endmodule
```

Quiz saved at 9:58am

Submit Quiz