

TABLE OF CONTENT

Introduction —	3
Part 1: SRAM Design	4 -
Design Purpose and Engineering Data	4
RAM design	4
FSM design	5
Final SRAM Design (top)	6
Result Discussion	6
Part 2: Simplified Microprocessor Design (1)	7 -
Design Purpose and Engineering Data	7
Multiplexer Design (mux2 and mux4)	8
D-flipflop Design	9
ALU Design	10
Final Microprocessor Data Path Design	12
Result Discussion	12
Conclusion —	13

INTRODUCTION

This laboratory is an extensive topic using Verilog and the other designs that were introduced previously in the past laboratories such as FSM and hierarchical design. This laboratory is divided into 2 main topics. The first part of the laboratory introduces the SRAM which stands for Static Random Access Memory. This part of the laboratory will be designing an FSM, RAM, and the final top design combining the two. The second part of the laboratory is writing a simplified microprocessor design. This part of the laboratory is divided into 2 sub parts: Microprocessor Data Path Design and Microprocessor Design.

PART 1: SRAM DESIGN

Design Purpose and Engineering Data

This part of the laboratory introduced to student about the concept of SRAM designing. The student is required to write a 4'b1010 into the 32 address locations of the SRAM and read data from RAM. The SRAM is based on the following function table given by the laboratory manual shown below.

WE	CS	OE	Function
X	L	X	High - z
L	Н	L	High - z
L	Н	Н	Read Data
Н	Н	X	Write Data

RAM Design

At first, the student design the RAM for this project based on what information learned from the lecture. Using the instructions given, the student was able to format the design by changing the address and data.

```
1 \ominus module ram ( address, data, cs, we, oe);
     input cs, we, oe;
     input [4:0] address;
     inout [3:0] data;
     reg [3:0] mem [0:31];
                               //32-bit address bus, 8-bit data bus.
    assign data = (cs && oe && !we) ? data out : 4'bzzzz:
10
11 🖨 always @ (cs or we or data or address)
12 🖯 begin
13 🖨
        if (cs && we)
14 😑
             mem[address] = data;
15 🖒 end
16
17 = always @ (cs or we or oe or address or data)
19 👨
        if (cs && !we && oe)
20 🖨
             data_out = mem[address];
21 🖨 end
22 endmodule
```

Figure 1. RAM Verilog design (ram.v)

For the second design, the student is required to design an FSM which is shown below.

```
1 module mem_fsm (clk, reset, address, data, cs, we, oe);
2 input clk, reset;
                                                                     48 🖯
                                                                                        default: begin
     output [4:0] address;
                                                                     49
                                                                                           state <= idle;
     inout [3:0] data;
                                                                                            address <= 0;
                                                                    51 🖨
                                                                                       end
                                                                    52 🖨
                                                                                   endcase
          [4:0] address;
[3:0] data_reg;
     reg
                                                                    53 🖨
                                                                               end
     reg
    reg [2:0] state;
parameter idle = 3'b000, sl=3'b001, s2=3'b010, s3=3'b011, s4=3'b100; 55 
always@(state)
                                                                    56 🖯 begin
13
                                                                               case (state)
    always@(posedge clk or posedge reset)
                                                                    58 🖨
                                                                                   idle: begin
        if (reset) begin
                                                                    59
                                                                                      cs = 0; we = 0; oe = 0;
            state <= idle;
address <= 0;
                                                                    60
                                                                                       data_reg = 4'bzzzz;
18
                                                                    61 🖨
                                                                                  end
                                                                    62 🖯
                                                                                   sl: begin //writing
20
        else
21 🖯
                                                                    63
                                                                                        cs = 1; we = 1; oe = 0;
            case (state)
                                                                                        data_reg = 4'b1010;
22 뒂
               idle: begin
                  state <= sl;
23
                                                                    65 ♠
66 ⊝
                                                                                   end
                   address <= 0;
                                                                                   s2: begin //writing
25 €
                                                                    67
                                                                                        cs = 1; we = 1; oe = 0;
               sl: begin
                                                                                        data_reg = 4'b1010;
                   address <= 0;
                                                                    69 🖨
70 🗟
                                                                                   end
                                                                                   s3: begin //reading
30 ⊖
               s2: begin
                                                                    71
                                                                                        cs = 1; we = 0; oe = 1;
                   address <= address + 1;
                                                                                        data_reg = 4'b1010;
                                                                    72
32 Ė
                   if(address == 31)
33
                      state <= s3;
                                                                    73 🖨
                                                                                   end
34
                                                                    74 😓
                                                                                   s4: begin //reading
                      state <= s2;
35 🖨
                                                                    75
                                                                                        cs = 1; we = 0; oe = 1;
                                                                    76
                                                                                        data_reg = 4'b1010;
               s3: begin
                  state <= s4;
39
                   address <= 0;
                                                                    78 🖯
                                                                                   default: begin
40 <del>|</del>
41 <del>|</del>
                                                                    79
                                                                                        cs = 0; we = 0; oe = 0;
                                                                    80
                                                                                       data_reg = 4'bzzzz;
                   address <= address + 1;
                                                                                   end
                                                                    81 🖨
                  state <= idle;
else</pre>
                                                                    82 🖨
                                                                               endcase
                                                                    83 😑 end
                                                                    84 🖨 endmodule
               end
```

Figure 2. FSM Verilog Design (mem_fsm.v)

Final SRAM design

Lastly, the student needs to combine the files by creating a top design.




Figure 3. Final TOP Verilog design (top.v), testbench (top_tb.v), and simulation

Result Discussion

For this part of this laboratory, I was able to design the whole SRAM project with 3 files: RAM, FSM, and TOP. The only challenging part of this design is the FSM for this project, however, the guidelines and information taught in the class are really helpful to design the overall project.

PART 2: SIMPLIFIED MICROPROCESSOR DESIGN (1)

Design Purpose and Engineering Data

For this part of the laboratory, I will be designing the first component which is the microprocessor data path design of the simplified microprocessor block diagram shown below.




Figure 4. Simplified Microprocessor Block Diagram

Within the Datapath, below is the full design shown below.




Figure 5. Simplified Microprocessor Datapath Circuit

With the given information, this part 2 requires using structural hierarchical design method to implement the data path circuit.

Multiplexer Design

For the first design, I was able to write the multiplexer using the knowledge I have from previous laboratories. There will be two different multiplexers for this project. The first multiplexer will be the mux2 which is the top part of the data path circuit shown below.




Figure 6. multiplexer for mux2 block

With this, I was able to write the Verilog and testbench for it shown below.

```
1
                                            // Vigomar Kim Algador
1 0 // Vigomar Kim Algador
                                        3
                                            // CpE166 Section 03
// Laboratory 04: Part 02-03
    // Laboratory 04: Part 02-03
3
                                        4 ⊕ // 4-bit multiplexer (MUX2)
4 ⊝ // 4-bit multiplexer (MUX2)
                                        6 

module mux2(D0, D1, S, Y);
6 
module mux2_tb;
                                        7
                                               input [3:0] DO, D1;
    reg [3:0] D0, D1;
                                        8
                                                input S;
    reg S;
                                        9
                                                output [3:0] Y;
9
    wire [3:0] Y;
                                                reg [3:0] Y;
                                       10
10
    integer k;
                                       11
11
                                       12 🗇
                                                always @ (DO or D1 or S)
12
    mux2 ul(D0, D1, S, Y);
                                       13 🖯
                                                begin
13
                                       14 □
                                                    if (S == 1)
14 🖯 initial begin
                                       15
                                                       Y = D1;
15 🖨
         for (k = 0; k < 512; k = k+1)
                                       16
                                                    else
            #10 \{D0, D1, S\} = k;
16 🗀
                                       17 🖒
                                                       Y = D0;
         #10 $stop;
17
                                       18 🖨
18 🗀 end
                                       19 😑 endmodule
19 🖨 endmodule
                                       20
20
```



Figure 7. mux2 Verilog, testbench, and simulation

For another multiplexer design, below is the mux4 block diagram that I need to follow and write in Verilog. Using the same design from mux2, I was able to modify changes and write the Verilog as well as testbench shown in figure 9.




Figure 8. multiplexer mux4 block

```
1 0 // Vigomar Kim Algador
                                                       // Vigomar Kim Algador
                                                       // CpE166 Section 03
     // CpE166 Section 03
                                                       // Laboratory 04: Part 02-03
     // Laboratory 04: Part 02-03
 3
                                                       // 4-bit multiplexer (MUX4)
 4 \(\hat{-}\) // 4-bit multiplexer (MUX4)
                                                   6 - module mux4(D0, D1, D2, D3, SEL, Y);
 6 module mux4_tb;
                                                           input [3:0] DO, D1, D2, D3;
     reg [3:0] DO, D1, D2, D3;
                                                           input [1:0] SEL;
 8
     reg [1:0] SEL;
                                                   9
                                                           output [3:0] Y;
     wire [3:0] Y;
 9
                                                  10
                                                           reg [3:0] Y;
10
     integer k;
                                                  11
                                                           always @ (DO or D1 or D2 or D3 or SEL)
11
                                                  12 🗇
12
     mux4 u2(D0, D1, D2, D3, SEL, Y);
                                                  13 🗦
                                                           begin
                                                               case (SEL)
13
                                                                  2'b00: Y = D0;
                                                  15
14 🖯 initial begin
                                                                   2'b01: Y = D1:
                                                  16
15 🖨
          for (k = 0; k < 262144; k = k+1)
                                                                   2'b10: Y = D2;
              #10 {D0, D1, D2, D3, SEL} = k;
16 🗀
                                                                   2'b11: Y = D3;
                                                  18
17
          #10 $stop;
                                                  19 🖨
                                                               endcase
18 🗀 end
                                                  20 🖨
                                                           end
19 🖨 endmodule
                                                  21 @ endmodule
20
                                                  22
```



Figure 8. mux4 Verilog, testbench, and simulation

D Flip-Flop Design

Next, I was able to check the block for the d flipflop design shown below. With this, I was able to write the Verilog and testbench shown in figure 10.




Figure 9. D Flip-Flop block

```
1 ♥ // Vigomar Kim Algador
                                                     1 🖯 // Vigomar Kim Algador
                                                         // CpE166 Section 03
 2  // CpE166 Section 03
                                                         // Laboratory 04: Part 02-03
 3
     // Laboratory 04: Part 02-03
                                                     4 ☐ // D-Flip Flop (dff.v)
 4 ☐ // D-Flip Flop (dff.v)
 5
                                                     7 module dff_tb;
 reg [3:0] D;
 7
          input [3:0] D;
                                                            reg CLR, CE, CLK;
 8
          input CLR, CE, CLK;
                                                            wire [3:0] Q;
 9
          output reg [3:0] Q;
                                                            dff ul(D, CLR, CE, CLK, Q);
10
11 🖨
         always@(posedge CLK or posedge CLR)
                                                            initial CLK = 0;
12 🖯
                                                            always #10 CLK = ~CLK;
          begin
13 🖨
              if (CLR)
                                                    17 🖨
                                                            initial begin
14
                  Q <= 0;
                                                    18
                                                            CLR = 1; D = 1; CE = 1;
15 🖨
              else if (CE)
                                                    19
                                                            #10 CLR = 0;
16 🖨
                                                    20
                                                            #10 CE = 0;
                  Q <= D;
                                                    21
                                                            #50 $stop;
17 🖨
          end
                                                    22 🖨
                                                            end
18 endmodule
                                                    23 🗎 endmodule
19
                                                    24
```



Figure 10. D flipflop Verilog, testbench, and simulation

ALU Design

For the next design, I need to design the ALU diagram shown below.





Figure 11. ALU block

There is a truth table for the ALU diagram inside the data path circuit shown below.

S[2]	S[1]	S[0]	ALU Output F
0	0	0	F = A + B + Cin
0	0	1	F = A + B' + Cin
0	1	0	F = B
0	1	1	F = A
1	0	0	F = A AND B
1	0	1	F = A OR B
1	1	0	F = A'
1	1	1	F = A XOR B






Figure 12. ALU Verilog, testbench, and simulation

Finally, I need to connect all the components I did to create the Datapath that was shown in figure 5. Below is the full Verilog, testbench, as well as the final simulation for the Datapath.




Figure 13. Final Datapath Verilog, testbench, and simulation

Result Discussion

In this part of the laboratory, I was tasked to write the Datapath for the simple microprocessor design. I was able to easily write and design each component of the Datapath circuit in which I learned from the previous laboratories and lecture including multiplexer and D flip-flop. I had encountered a problem when trying to do the whole final Datapath design as the output doesn't match to supposedly correct value from the equation R2 = M0 + (not M1) + Cin. On the other hand, I successfully find the error in my project and was able to generate the write output shown in the figure 13 simulation above.

CONCLUSION

This part of laboratory introduced to more topics using Verilog. This laboratory was divided into 2 parts: SRAM and Microprocessor Design. The first part of the laboratory, I was able to design SRAM project with 3 files: RAM, FSM, and the top combining the RAM and FSM. This part of the laboratory was simple as I was able to use the knowledge I learned from the lecture with the RAM and FSM from the previous laboratory. In the second part of the laboratory, Microprocessor design, I was only able to write the Datapath without the FSM as I ran into issues with Datapath and ran out of time with demonstration. Within the Datapath, I was tasked to use the structural hierarchy to design the circuit. I was able to write the components such as the multiplexer, D flip-flop, and ALU. However, the final step which is combining the whole component got me stuck with the testbench as the output I got doesn't match to the correct output. With this, I checked each component all over again and test it one-by-one to check for any errors. After several times, I was able to fix it and got the correct output. This part of the laboratory was definitely challenging as I am designing an application to the previous topics discussed.