


## Laboratory 3: Logic Gates



### Part I: Simulated Template Circuit



### Part II: AND gate


Truth Table




Simulation	A	B	Y
	0	0	0
	0	1	0

	1	0	0
	1	1	1

### Part III: OR gate




Truth Table

Simulation	A	B	Y
	0	0	0

	0	1	1
	1	0	1
	1	1	1

Part IV: XOR gate

Truth Table

Simulation	A	B	Y
	0	0	0
	0	1	1
	1	0	1

