

## **Laboratory 3: Logic Gates**


Part I: Simulated Template Circuit



Part II: AND gate


Truth Table






Part III: OR gate







Truth Table

