ECE 2140 Design of Logic Systems I

Lab 5 Report Graham Feldman March 11, 2016

1 Purpose

The purpose of this lab was to design a system to operate one of the Basys Board's 7-segment displays to show hexadecimal digit from 0 to 15. The digits from 0 to 9 should be the base 10 representations and the digits. The digits from 10 to 15 should be letter equivalents (A for 10, b for 11, C for 12, d for 13, E for 14, F for 15). All the digits should be presented as vertical mirror images of the original (Figure 1).




Figure 1 – 7-Segment Display Mirror Image [3]

Switch SW4, SW5, SW6 and SW7 on the Basys board represent the two hexadecimal binary input from most to least important digit [1].

2 Equipment

- Digelent Basys Board with USB
- Xilinx Design Suite 13.2
 - Software to program the Basys Board
- Digilent Adept Software, Version 2.3.0
 - Software to upload design

3 Design

The initial part of the design was to identify the function of minterms required for each of the seven segments of the display (referred to as a to g). In other word what numbers

require each specific segment to be illuminated. Figures 2 to 8 show the functions, the Karnaugh maps, and the logic gates that were determined necessary.

$$f_{a}(a,b,c,d) = \sum_{m \in \{0,2,3,5,6,8,9,11,12,13,14\}} \frac{abcd & 00 & 01 & 11 & 10}{00 & 1 & 0 & 1} \frac{abcd & 00 & 01 & 11 & 10}{11 & 1 & 0 & 1}$$

$$f = a\overline{c} + \overline{a}c\overline{d} + \overline{a}\overline{b}de + bc\overline{d} + abce + \overline{b}c\overline{d} + b\overline{c}d + \overline{b}cd$$

Figure 2 – Karnaugh Map and Suitable Logic Gates For a segment

$$f_b(a, b, c, d) = \sum_{} m (0,1,3,4,5,6,7,8,9,10,11,13)$$

$$\frac{abcd \quad 00 \quad 01 \quad 11 \quad 10}{00 \quad 1 \quad 1 \quad 1 \quad 1}$$

$$01 \quad 11 \quad 1 \quad 1$$

$$11 \quad 0 \quad 1 \quad 0 \quad 0$$

$$10 \quad 1 \quad 1 \quad 1 \quad 1$$

$$f = \bar{a}b + a\bar{b} + \bar{c}d + \bar{a}d + \bar{a}\bar{c}$$

Figure 3 – Karnaugh Map and Suitable Logic Gates For *b* segment

Figure 4 – Karnaugh Map and Suitable Logic Gates For *c* segment

$$f_{d}(a,b,c,d) = \sum_{m \in \mathcal{D}} m(0,2,3,5,6,7,8,9,10,12,14,15)$$

$$\frac{abcd \quad 00 \quad 01 \quad 11 \quad 10}{00 \quad 01 \quad 1 \quad 1 \quad 1}$$

$$\frac{01 \quad 0 \quad 1 \quad 1}{10 \quad 1 \quad 1}$$

$$f = c\overline{d} + bc + \overline{a}c + \overline{b}\overline{d} + \overline{a}bd + a\overline{c}\overline{d} + a\overline{b}\overline{c}$$

Figure 5 – Karnaugh Map and Suitable Logic Gates For d segment

$$f_e(a,b,c,d) = \sum_{m \in \mathcal{A}} m(0,4,5,6,8,9,10,11,12,14,15)$$

$$\frac{abcd \quad 00 \quad 01 \quad 11 \quad 10}{00 \quad 1 \quad 0 \quad 0 \quad 0}$$

$$\frac{01}{11} \quad \frac{1}{1} \quad 0 \quad \frac{1}{1} \quad 1$$

$$10 \quad 1 \quad 1 \quad 1 \quad 1$$

$$f=a\overline{b}+ac+\overline{c}\overline{d}+\overline{a}b\overline{c}+bc\overline{d}$$

Figure 6 – Karnaugh Map and Suitable Logic Gates For e segment

$$f_f(a, b, c, d) = \sum_{m \in \mathbb{Z}} m(0, 2, 6, 8, 10, 11, 12, 13, 14, 15)$$

$$\frac{abcd}{00} \begin{array}{c|cccc} 00 & 01 & 11 & 10 \\ \hline 00 & 1 & 0 & 0 & 1 \\ \hline 01 & 0 & 0 & 1 & 1 \\ \hline 11 & 1 & 1 & 1 & 1 & 1 \\ \hline 10 & 1 & 0 & 1 & 1 & 1 \\ \hline f = ab + ac + c\bar{d} + \overline{b}\bar{d}$$

Figure 7 – Karnaugh Map and Suitable Logic Gates For f segment

$$f_g(a,b,c,d) = \sum_{} m (2,3,4,5,6,8,9,10,11,13,14,15)$$

$$\frac{abcd \quad | 00 \quad 01 \quad 11 \quad 10}{00 \quad 0 \quad 0 \quad 1 \quad 1}$$

$$01 \quad 1 \quad 1 \quad 0 \quad 1$$

$$11 \quad 0 \quad 1 \quad 1 \quad 1$$

$$10 \quad 1 \quad 1 \quad 1 \quad 1$$

$$f = a\overline{b} + c\overline{d} + ad + \overline{a}b\overline{c} + \overline{ab}c$$

Figure 8 – Karnaugh Map and Suitable Logic Gates For g segment

Once the logic was determined, Xilinx Design Suite software was used to program the logic gates on the Basys Board. Four inputs were assigned the variables *a*, *b*, *c*, *and d*, corresponding to the digit represented. Seven output were assigned the variables *fa*, *fb*, *fc*, *fd*, *fe*, *ff*, and *fg*, corresponding to the segment of the display they represent (Figure 9).. The logic derived in Figure 1 was added as syntax that could be understood by the software (Figure 10). Because the 7-segment displays on the Basys Board are common anode, all of the logic functions determined in figures 2 to 8 were complimented.

Port	Pin	Device	Type
а	P18	Switch SW4	input
b	P12	Switch SW5	input
С	P10	Switch SW6	Input
d	P6	Switch SW7	input
AN0	P34	Disable 7-Segment	input
AN1	P33	Disable 7-Segment	input
AN2	P32	Disable 7-Segment	input
fa	P25	a segment	output
fb	P16	b segment	output
fc	P23	c segment	output
fd	P21	d segment	output
fe	P20	e segment	output
ff	P17	f segment	output
fg	P83	g segment	output

Figure 9 – Pin Assignment for Input Variables [2]

'timescale 1ns / 1ps

```
// Company:
                    The George Washington University
// Engineer:
                    Graham Feldman
                    16:26:01 02/26/2016
// Create Date:
// Design Name:
                    Lab5
// Module Name:
                    Lab5
// Project Name:
                    Da Vinci upside down mirror wirtinfg
// Target Devices:
                    Xilinx xc3s250e-4tq144
// Tool versions:
                    ISE Project Navigator 13.2
                    This design displays the mirror upside down hexadecimal
// Description:
//
                    digits from a four bit binary input using Karnaugh maps and
                    logic gates to illuminate corresponding segments of a seven
//
                    segment display.
//
//
// Dependencies:
                    None
```

```
// Revision:
                                  2
// Revision
                                  0.03 - File Created
// Additional Comments:
                                  The design will make use of the 7-segment display AN3.
module Lab5 (
      input a,
      input b,
      input c,
      input d,
      output fa,
      output fb,
      output fc,
      output fd,
      output fe,
      output ff,
      output fg,
      output ANO,
      output AN1,
      output AN2
       );
    assign fa = \sim ((a & \simc) | (\sima & c & \simd) | (b & c & \simd) | (\simb & \simc & \simd) | (b & \simc & d) |
        (~b & c & d));
    assign fb = \sim((\sima & b) | (a & \simb) | (\simc & d) | (\sima & d) | (\sima & \simc));
    assign fc = \sim((\sima & \simb) | (\simb & \simd) | (a & \simc & d) | (\sima & c & d) | (\sima & \simc & \simd));
    assign fd = \sim((c & \simd) | (b & c) | (\sima & c) | (\simb & \simd) | (\sima & b & d) | (a & \simc & \simd) | (a
         & ~b & ~c));
    assign fe = \sim((a & \simb) | (\simc & \simd) | (a & c) | (\sima & b & \simc) | (b & c & \simd));
    assign ff = \sim((a & b) | (c & \simd) | (\simb & \simd) | (a & c));
    assign fg = \sim((a & \simb) | (c & \simd) | (a & d) | (\sima & b & \simc) | (\sima & \simb & c));
    assign AN0 = 1'b1;
    assign AN1 = 1'b1;
    assign AN2 = 1'b1;
```

endmodule

Figure 10 – Verilog Source Code

A test bench was created to verify the outputs were working as desired. This was accomplished by simulating stimulus for each input value from 0 to 15. The code creating the stimulus is shown in Figure 11, and the resulting timing diagram from running the simulation is shown in figure 12.




Figure 11 – Stimulus Code




Figure 12 – Timing Diagram for Simulation

A program file of the design was created. Using the Digilent Adept software the program file was uploaded on the Basys board [2].

4 Observations

There were some noteworthy errors made during the design process. It was not noticed until loading the project on the Basys Board that the 7-segment displays is common anode. Therefore the display illuminated the incorrect segments for each digit. The simplest fix was to compliment or negate the initial logic gate combinations. There was also an error in the placement of one segment in the number four. This caused the Karnaugh map and solution for two of the segments to be reworked. After the errors were found and corrected the design worked beautifully.

5 Conclusion

The lab was the most complicated performed thus far. It required multiple logic structures to work seamlessly with one another. Which, in this case, showed how a slight error could be amplified. However, unlike previous labs, once identified errors could be corrected quite easily because of the Verilog software.

6 References

- [1] GWU SEAS ECE Department. "Lab 5: 7-Segment Displays and Karnaugh Maps." The ECE 2140 Course Website, Spring 2016.
- [2] Digilent, Inc., "Digilent Basys Board Reference Manual," Aug. 2007.
- [3] Rainbow, Daniel. 7-Segment Display Images. Digital image. Photobucket. N.p., n.d. Web. 10 Mar. 2016. http://s160.photobucket.com/user/daniel_rainbow/media/ahscrewit/Electronics_lessons/2_zps99951651.png.html.