


Niranjana:

1) VGA Synchronous (signals update triggered by positive Clockedge) Timing Signals and Colour Output

Diagram:



Code:

```

1
2 //Displaying a static tetromino block on the screen with counters.
3
4 //turn off any implicit wires
5 default_nettype none
6
7 module Stack5(resetn, CLOCK_50, VGA_X, VGA_Y, VGA_COLOR, plot);
8     input wire resetn;
9     input wire CLOCK_50;
10    //screen dimension from 160*120, so 8 bits for 2^8 and 7 bits for 2^7 respectively
11    output reg [7:0] VGA_X;
12    output reg [6:0] VGA_Y;
13    output reg [23:0] VGA_COLOR; //for 24 bit colour
14    output reg plot;
15
16    //X counter (columns)
17    always @(posedge CLOCK_50)
18    begin
19        if(!resetn) //when reset is 0, it is triggered
20            VGA_X <= 0;
21        else if (VGA_X==159)
22            VGA_X <= 0;
23        else VGA_X<=VGA_X+1;
24    end
25
26    //X counter essentially works like a cursor across the screen in the x direction
27    //when clockedge is positive, and reset is triggered, then, x-coordinate is 0
28    //or if x coordinate is at the right end of the screen,
29    //it goes back to 0
30    //otherwise, x coordinate keeps incrementing by 1
31
32
33
34    // Y counter (rows)
35    always @(posedge CLOCK_50)
36    begin
37        if(!resetn)
38            VGA_Y <= 0;
39        else if(VGA_X==159)
40        begin
41            if(VGA_Y==119) VGA_Y<=0; //end of the frame, where y coordinate is reset to 0
42            else VGA_Y <=VGA_Y+1; //otherwise, y coordinate keeps incrementing by 1
43        end
44    end
45
46
47    //write enable must always be drawing when clockedge is positive
48    always @(posedge CLOCK_50)
49    begin


```

```

47 //write enable must always be drawing when clockedge is positive
48 always @(posedge CLOCK_50)
49 begin
50     plot<=1'b1; //0 when blanking
51 end
52
53
54
55 wire inBlock; //within bounds of the block, red colour is allowed
56 assign inBlock = (VGA_X>=50&&VGA_X<66) && (VGA_Y>=50&&VGA_Y<66);
57
58 always @(*)
59 begin
60     if(inBlock)
61         VGA_COLOR=24'b11111111_00000000_00000000;
62     else
63         VGA_COLOR = 24'b00000000_00000000_00000000;
64     end
65 end
66 endmodule
67
68 `default_nettype wire //restore default wire behaviour

```

ModelSim:




Clock toggles every cycle, when reset is not triggered (not on active low), circuit is running. VGA_X is incrementing through values, where the 8 bits are toggling in a binary counting pattern from 0 - 159. This is how the X cursor scans across the screen. Whereas, VGA_Y only increments each time VGA_X completes a full scan of reaching a count of 159. The colour of the VGA is currently black because we are not in the area of the red block, where x=50-65 and y =

50-65, which is when colour should be FF0000 (red); inBlock=0 so it is still black. Plot is always 1 as it is our write enable which is always drawing.



Here, VGA_X = 95, at column 95. Individual bits toggle in a binary pattern, and at each clock cycle, are incrementing. VGA_Y = 15, at row 15. The bit pattern shows that through bits 0-4, VGA_Y has incremented up to 15, as each step is when VGA_X completes a row (hitting a count of 159).



Current decimal value of VGA_X is 50, within the thresholds of the drawn box along with VGA_Y, the bits have counted to 00110010 from bit 7 to 0, indicating decimal number 50. As the column count has reached its maximum, row count VGA_Y begins incrementing (is currently at 50 as well). It remains flat during one complete row scan, but increments to 51 when VGA_X reaches 159.

Can also observe here that the current VGA_COLOR value is ff0000 (hex) = RED as per RGB (11111111_00000000_00000000; R = 255). This is because both VGA_X and VGA_Y are within the prescribed thresholds of 50-65, so combinational logic sets the color to red when inBlock = 1.