## COMS12600 Target ThumbV1 ISA Sub-set

| ARM <u>Assembler</u>                 | <u>Opcode</u> | <u>Flags</u> | <u>V</u> | Enco | <u>odin</u> | g  |    | Simon Hollis (simon@cs.bris.ac.uk) V2013.9               |
|--------------------------------------|---------------|--------------|----------|------|-------------|----|----|--|
| <u>PageFormat</u>                    |               |              |          | 15   | 14          | 13 | 12 | 11 10 9 8 7 6 5 4 3 2 1 0                                |
| <b>221</b> ADDI rdn, #i8             | ADDI          | Υ            | N        | 0    | 0           | 1  | 1  | 0 <mark>rdn rdn rdn</mark> i8 i8 i8 i8 i8 i8 i8          |
| <b>223</b> ADDR rd, rn, rm           | ADDR          | Υ            | -        | 0    | 0           | 0  | 1  | 1 0 0 rm rm rm rn rn rd rd rd                            |
| 225 ADDSPI rdn, sp, #i8              | ADDSPI        | N            | N        | 1    | 0           | 1  | 0  | 1 rdn rdn rdn i8 i8 i8 i8 i8 i8 i8                       |
| <b>225</b> INCSP sp, #i7             | INCSP         | N            | Ν        | 1    | 0           | 1  | 1  | 0 0 0 0 0 i7 i7 i7 i7 i7 i7 i7                           |
| <b>229</b> ADDPCI rd, pc, #i8        | ADDPCI        | N            | Ν        | 1    | 0           | 1  | 0  | 0 <mark>rd rd rd</mark> i8 i8 i8 i8 i8 i8 i8             |
| <b>495</b> SUBI rdn, #i8             | SUBI          | Υ            | Ν        | 0    | 0           | 1  | 1  | 1 rdn rdn rdn i8 i8 i8 i8 i8 i8 i8                       |
| <b>497</b> SUBR rd, rn, rm           | SUBR          | Υ            | -        | 0    | 0           | 0  | 1  | 1 0 1 rm rm rm rn rn rd rd rd                            |
| <b>499</b> DECSP sp, #i7             | DECSP         | N            | Ν        | 1    | 0           | 1  | 1  | 0 0 0 0 1 17 17 17 17 17 17 17                           |
| 359 MULR rdmn, rn                    | MULR          | Υ            | Ν        | 0    | 1           | 0  | 0  | 0 0 1 1 0 1 rn rn rn rdmrdmrdm                           |
|                                      |               |              |          | 15   | 14          | 13 | 12 | 11 10 9 8 7 6 5 4 3 2 1 0                                |
| 233 ANDR rdn, rm                     | ANDR          | Υ            | -        | 0    | 1           | 0  | 0  | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                    |
| <b>373</b> ORR rdn, rm               | ORR           | Υ            | _        | 0    | 1           | 0  | 0  | 0 0 1 1 0 0 m rm rm rdn rdn rdn                          |
| <b>273</b> EORR rdn, rm              | EORR          | Υ            | _        | 0    | 1           | 0  | 0  | 0 0 0 0 1 rm rm rm rdn rdn rdn                           |
| <b>411</b> NEGR rd, rn               | NEGR          | Υ            | _        | 0    | 1           | 0  | 0  | 0 0 1 0 0 1 rn rn rn rd rd rd                            |
|                                      |               |              |          | 15   | 14          | 13 | 12 | 11 10 9 8 7 6 5 4 3 2 1 0                                |
| <b>333</b> LSLI rd, rm, #i5          | LSLI          | Υ            | Ν        | 0    | 0           | 0  | 0  | 0 i5 i5 i5 i5 i5 <mark>rm rm rm rd rd rd</mark>          |
| 335 LSLR rdn, rm                     | LSLR          | Υ            | _        | 0    | 1           | 0  | 0  | 0 0 0 0 1 0 rm rm rm rdn rdn rdn                         |
| <b>337</b> LSRI rd, rm, #i5          | LSRI          | Υ            | Ν        | 0    | 0           | 0  | 0  | 1 i5 i5 i5 i5 i5 rm rm rm rd rd rd                       |
| 339 LSRR rdn, rm                     | LSRR          | Υ            | _        | 0    | 1           | 0  | 0  | 0 0 0 0 1 1 rm rm rm rdn rdn rdn                         |
| <b>235</b> ASRI rd, rm, #i5          | ASRI          | Υ            | Ν        | 0    | 0           | 0  | 1  | 0 i5 i5 i5 i5 <mark>rm rm rm rd rd rd</mark>             |
|                                      |               |              |          | 15   | 14          | 13 | 12 | 11 10 9 8 7 6 5 4 3 2 1 0                                |
| <b>347</b> MOVI rd, #i8              | MOVI          | Υ            | Ν        | 0    | 0           | 1  | 0  | 0 <mark>rd rd rd</mark> i8 i8 i8 i8 i8 i8 i8 i8          |
| <b>363</b> MOVNR rd, rm              | MOVNR         | Υ            | _        | 0    | 1           | 0  | 0  | 0 0 1 1 1 1 1 rm rm rm rd rd rd                          |
| 349 MOVRSP sp, rm                    | MOVRSP        | N            | _        | 0    | 1           | 0  | 0  | 0 1 1 0 1 0 m m m m 1 0 1                                |
| 1,                                   |               |              |          | 15   | 14          | 13 | 12 | 11 10 9 8 7 6 5 4 3 2 1 0                                |
| <b>287</b> LDRI rt, [rn, #i5]        | LDRI          | N            | Ν        | 0    | 1           | 1  | 0  | 1 i5 i5 i5 i5 i5 rn rn rn rt rt rt                       |
| 291 LDRR rt, [rn, rm]                | LDRR          | N            | _        | 0    | 1           | 0  | 1  | 1 0 0 rm rm rm rn rn rn rt rt rt                         |
| <b>287</b> LDRSPI rt, [sp, #i8]      | LDRSPI        | N            | Ν        | 1    | 0           | 0  | 1  | 1 rt rt i8 i8 i8 i8 i8 i8 i8 i8                          |
| 289 LDRPCI rd, [pc, #i8]             | LDRPCI        | N            | Ν        | 0    | 1           | 0  | 0  | 1 rd rd rd i8 i8 i8 i8 i8 i8 i8 i8                       |
| 473 STRI rt, [rn, #i5]               | STRI          | N            | N        | 0    | 1           | 1  | 0  | 0 i5 i5 i5 i5 i <mark>rn rn rn rt rt rt</mark>           |
| 475 STRR rt, [rn, rm]                | STRR          | N            | _        | 0    | 1           | 0  | 1  | 0 0 0 rm rm rm rn rn rn rt rt rt                         |
| 473 STRSPI rt, [sp, #i8]             |               | N            | Ν        | 1    | 0           | 0  | 1  | 0 rt rt rt i8 i8 i8 i8 i8 i8 i8 i8                       |
| 389 PUSH {lr}                        | PUSH          | N            | _        | 1    | 0           | 1  | 1  | 0 1 0 1 0 0 0 0 0 0 0 0                                  |
| 387 POP {pc}                         | POP           | N            | _        | 1    | 0           | 1  | 1  | 1 1 0 1 0 0 0 0 0 0 0                                    |
| <b>307</b> 101 (pc)                  | 1 01          | 14           |          | 15   | 14          | 13 | 12 | 11 10 9 8 7 6 5 4 3 2 1 0                                |
| <b>239</b> BU <label></label>        | BU            | N            | Υ        | 1    | 1           | 1  | 0  | 0i11 i11 i11 i11 i11 i11 i11 i11 i11 i11                 |
| <b>239</b> B{EQ, NE, LT, GT} < label | ∍BC           | N            | Υ        | 1    | 1           | 0  | 1  | conconconi8 i8 i8 i8 i8 i8 i8 i8                         |
| <b>248</b> BL <label></label>        | BL1           | N            | Υ        | 1    | 1           | 1  | 1  | 0   11   11   11   11   11   11   11                     |
| 248 No extra mnemonic                | BL2           | N            | Υ        | 1    | 1           | 1  | 1  | 1   11   11   11   11   11   11   11   11   11   11   11 |
| 250 BR rm                            | BR            | N            | _        | 0    | 1           | 0  | 0  | 0 1 1 1 0 0 rm rm rm 0 0 0                               |
| <b>503</b> svc #i8                   | SVC           | N            | Υ        | 1    | 1           | 0  | 1  | 1 1 1 1 18 18 18 18 18 18 18 18                          |

Key: FlagsAre the condition flags set by this instruction?VIs the immediate to be interpreted as signed?rnSource register 1rmSource Register 2rdDestination registerrndSource and destination registerrtTarget register (= destination)

iX Immediate with bit-length 'X'

cond Condition codes: "EQ, NE, LT, GT" only need to be supported. Encodings on p.20

## <u>Note</u>

Immediate is multiplied by 4

 $rd \leftarrow (0 - Rn)$ ; = RSB rn # i where i=0

Modified MOVR

Immediate is multiplied by 4 Immediate is multiplied by 4

mmediate is maniphed by T

Immediate is multiplied by 4 Push Ir to stack

Pop stack to pc

"EQ, NE, LT, GT" only need to be supported.

Modified BX with reduced register range prefix clash with BC '11011111' means do SVC instead

8