

Branch Prediction

- The compiler statically schedules an independent instruction in the branch delay slot.
- The instruction in the branch delay slot is executed whether or not the branch is taken.
- If we assume a branch delay of one-cycle (as for MIPS)
 - ⇒ we have only **one-delay slot**
 - Although it is possible to have for some deeply pipeline processors a branch delay longer than one-cycle
 almost all processors with delayed branch have a single delay
 - slot (since it is usually difficult for the compiler to fill in more than one delay slot).


- The MIPS compiler always schedules a branch independent instruction after the branch.
- Example: A previous add instruction with any effects on the branch is scheduled in the Branch Delay Slot



- The behavior of the delayed branch is the same whether or not the branch is taken.
 - If the branch is untaken ⇒ execution continues with the instruction after the branch




 If the branch is taken ⇒ execution continues at the branch target



- The job of the compiler is to make the instruction placed in the branch delay slot valid and useful.
- There are three ways in which the branch delay slot can be scheduled:
 - From before
 - 2. From target
 - 3. From fall-through


Delayed Branch Technique: From Before

- The branch delay slot is scheduled with an independent instruction from before the branch
- The instruction in the branch delay slot is always executed (whether the branch is taken or untaken).




Delayed Branch Technique: From Target

- The use of \$1 in the branch condition prevents add instruction (whose destination is \$1) from being moved after the branch.
- The branch delay slot is scheduled from the target of the branch (usually the target instruction will need to be copied because it can be reached by another path).
- This strategy is preferred when the branch is taken with high probability, such as loop branches (backward branches).



Delayed Branch Technique: From Fall-Through

- The use of \$1 in the branch condition prevents add instruction (whose destination is \$1) from being moved after the branch.
- The branch delay slot is scheduled from the not-taken fall-through path.
- This strategy is preferred when the branch is not taken with high probability, such as forward branches.



- To make the optimization legal for the target an fallthrough cases, it must be OK to execute the moved instruction when the branch goes in the unexpected direction.
- By OK we mean that the instruction in the branch delay slot is executed but the work is wasted (the program will still execute correctly).
- For example, if the destination register is an unused temporary register when the branch goes in the unexpected direction.

- In general, the compilers are able to fill about 50% of delayed branch slots with valid and useful instructions, the remaining slots are filled with nops.
- In deeply pipeline, the delayed branch is longer that one cycle: many slots must be filled for every branch, thus it is more difficult to fill all the slots with useful instructions.


Static Prediction

- Does not take into account the run-time history of the particular branch instruction – whether it was taken or not taken recently, how often it was taken or not taken, etc.
- Simplest static prediction:
 - predict always taken
 - predict always not taken
- More complex static prediction:
 - performed at compile time by analyzing the program...

Dynamic Hardware Branch Prediction

Dynamic prediction: 1-bit Predictor

- Branch- prediction buffer or branch history table (BHT) is a cache indexed by a fixed lower portion of the address of the branch instruction
- 1-bit prediction: for each index the BHT contains one prediction bit (also called history bit) that says if the branch was last taken or not – prediction is that branch will do the same again




Dynamic prediction: 1-bit Predictor


- Meaning of prediction bit
 - 1 = branch was last taken
 - 0 = branch was last not taken
- Using the BHT
 - index into the BHT and use the prediction bit to predict branch behavior
 - note the prediction bit may have been set by a different branch instruction with the same lower address bits but that does not matter – the history bit is simply a *hint*
 - if prediction is wrong, invert prediction bit
- **Example:** Consider a loop branch that is taken 9 times in a row and then not taken once. What is the prediction accuracy of 1-bit predictor for this branch assuming only this branch ever changes its corresponding prediction bit?
 - Answer: 80%. Because there are two mispredictions one on the first iteration and one on the last iteration. *Why?*

Dynamic prediction: 2-bit Predictor

- 2-bit prediction: for each index the BHT contains two prediction bits that change as in the figure below
- Key idea: the prediction must be wrong twice for it to be changed
- **Example:** What is the prediction accuracy of a 2-bit predictor on the loop of the previous example?




2-bit Predictor Statistics



Prediction accuracy of 4K-entry 2-bit prediction buffer on SPEC89 benchmarks: accuracy is lower for integer programs (gcc, espresso, eqntott, li) than for FP

© 2003 Elsevier Science (USA). All rights reserved.

2-bit Predictor Statistics



Prediction accuracy of 4K-entry 2-bit prediction buffer vs. "infinite" 2-bit buffer: increasing buffer size from 4K does not significantly improve performance

© 2003 Elsevier Science (USA). All rights reserved.

n-bit Predictors

- Use an n-bit counter which, therefore, represents a value X where $0 \le X \le 2^n 1$
 - increment X if branch is taken (to a max of 2ⁿ)
 - decrement X if branch is not taken (to a min of 0)
 - If $X \ge 2^{n-1}$, then predict taken; otherwise, untaken
- Studies show that there is no significant improvement in performance using n-bit predictors with n > 2, so 2-bit predictors are implemented in most systems

Correlating Predictors

Correlating Predictors

```
DSUBUI
                                     R3, R1, #2
if (aa == 2)
                        BNEZ
                                     R3, L1
                                                ; branch b1 (aa != 2)
        aa = 0;
                                     R1, R0, R0; aa = 0
                        DADD
if (bb == 2)
                    L1: DSUBUI
                                     R3, R2, #2
        bb=0;
                                     R3, L2 ; branch b2 (bb != 2)
                        BNEZ
if (aa! = bb) \{...
                        DADD
                                     R2, R0, R0 ; bb = 0
                    L2: DSUB
                                     R3, R2, R1 ; R3 = aa - bb
                        BEQZ
                                     R3, L3 ; branch b3 (aa == bb)
```

Code fragment from eqntott SPEC89 benchmark aa is in R1, bb is in R2

Corresponding MIPS code:

- Key idea: branch b3 behavior is correlated with the behavior of branches b1 and b2
 - because if branches b1 and b2 are both not taken, then the statements following the branches will set aa=0 and bb=0
 - \Rightarrow b3 will be taken

Correlating Predictors: Simple Example

L2

Simple code fragment

Corresponding MIPS code: d is in R1

Initial Value	Values of d				
of d	d==0?	b1	before b2	d==1?	b2
0	yes	not taken	1	yes	not taken
1	no	taken	1	yes	not taken
2	no	taken	2	no	taken

Possible execution sequences assuming d is one of 0, 1, or 2


Correlating Predictors: Impact of Ignoring Correlation

Initial Value	Values of d				
of d	d==0?	b1	before b2	d==1?	b2
0	yes	not taken	1	yes	not taken
1	no	taken	1	yes	not taken
2	no	taken	2	no	taken

Possible execution sequences assuming d is one of 0, 1, or 2

d =	b1 prediction	b1 action	new b1 prediction	b2 prediction	b2 action	new b2 prediction
2	NT	T	T	NT	T	Т
0	T	NT	NT	T	NT	NT
2	NT	T	T	NT	T	Т
0	T	NT	NT	T	NT	NT

Behavior of 1-bit predictor initialized to not taken with d alternating between 2 and 0: 100% misprediction!



Correlating Predictors: Taking Correlation into Account

Prediction bits Prediction if last branch not taken		Prediction if last branch taken
NT/NT	NT	NT
NT/T	NT	T
T/NT	T	NT
T/T	T	T

Meaning of 1-bit predictor with 1 bit of correlation: equivalent to assuming two separate prediction bits — one assuming last branch executed was not taken and one assuming the last branch executed was taken

d=	b1 prediction	b1 action	new b1 prediction	b2 prediction	b2 action	new b2 prediction
2	NT/NT	T	T/NT	NT/NT	T	NT/T
0	T/NT	NT	T/NT	NT/T	NT	NT/T
2	T/NT	T	T/NT	NT/T	T	NT/T
0	T/NT	NT	T/NT	NT/T	NT	NT/T

Behavior of 1-bit predictor with 1-bit of correlation, assuming initially NT/NT and d alternating between 0 and 2: mispredictions only on first iteration.


Predictions used in red.

Correlating Predictors: (m,n) Predictors

- The correlating predictor as before 1 bit of prediction plus 1 correlating bit is called a (1,1) predictor
- Generalization of the (1,1) predictor is the (m,n) predictor
- (m,n) predictor: use the behavior of the last m branches to choose from one of 2^m branch predictors, each of which is an n-bit predictor
- The history of the most recent m branches is recorded in an m-bit shift register called the m-bit global history register
 - shift in the behavior bit for the most recent branch, shift out the the bit for the least recent branch
- Index into the BHT by concatenating the lower bits of the branch instruction address with the m-bit global history to access an n-bit entry


(2, 2) Correlating Branch Predictors

- A (2, 2) correlating predictor has 4 2-bit Branch History Tables.
 - · It uses the 2-bit global history to choose among the 4 BHTs.



Example of (2, 2) Correlating Predictor

Example: a (2, 2) correlating predictor with 64 total entries ⇒ 6-bit index composed of: 2-bit global history and 4-bit low-order branch address bits




Example of (2, 2) Correlating Predictor

- Each BHT is composed of 16 entries of 2-bit each.
- The 4-bit branch address is used to choose four entries (a row).
- 2-bit global history is used to choose one of four entries in a row (one of four BHTs)

Accuracy of Correlating Predictors

- A 2-bit predictor with no global history is simply a (0, 2) predictor.
- By comparing the performance of a 2-bit simple predictor with 4K entries and a (2,2) correlating predictor with 1K entries.
- The (2,2) predictor not only outperforms the simply 2-bit predictor with the same number of total bits (4K total bits), it often outperforms a 2-bit predictor with an unlimited number of entries.

Accuracy of Correlating Predictors



Simple Example


- Note: A 2-bit predictor with no global history is simply a (0,2) predictor
- How many bits are in a (0,2) predictor with 4K entries?
 - Total bits = $2^0 \times 2 \times 4K = 8K$
- How many bits are in a (2,2) predictor with 16 entries (shown in previous figure)?
 - Total bits = $64 \times 2 = 128$
- How many branch-selected entries are in a (2,2) predictor that has a total of 8K bits in the BHT? How many bits of the branch address are used to access the BHT
 - Total bits = $8K = 2^2 \times 2 \times no$. prediction entries selected by branch Therefore, no. prediction entries selected by branch = 1K Therefore, no. of bits of branch address used to index BHT = 10


Tournament Predictors

- Motivation for correlating branch predictors:
 2-bit local predictor failed on important branches; by adding global information, performance improved
- ◆ Tournament predictors: use two predictors, 1 based on global information and 1 based on local information, and combine with a selector
- Hopes to select right predictor for right branch (or right context of branch)

Tournament Predictor in Alpha 21264


- ♦ 4K 2-bit counters to choose from among a global predictor and a local predictor
- Global predictor also has 4K entries and is indexed by the history of the last 12 branches; each entry in the global predictor is a standard 2-bit predictor
 - 12-bit pattern: ith bit is 0 => ith prior branch not taken;
 ith bit is 1 => ith prior branch taken;
- Here c1/c2 means: correctness of predictor 1 / correctness of predictor 2






Tournament Predictor in Alpha 21264


- ◆ Local predictor consists of a 2-level predictor:
 - Top level a local history table consisting of 1024 10-bit entries; each 10-bit entry corresponds to the most recent 10 branch outcomes for the entry. 10-bit history allows patterns 10 branches to be discovered and predicted. Indexed by local branch address.
 - Next level Selected entry from the local history table is used to index a table of 1K entries consisting a 3-bit saturating counters, which provide the local prediction



% of predictions from local predictor in Tournament Prediction Scheme




Accuracy of Branch Prediction




Profile: branch profile from last execution

Accuracy v. Size (SPEC89)




Need Address at Same Time as Prediction

- Branch Target Buffer (BTB): Address of branch used as index to get prediction AND branch address (if taken)
 - Note: must check for branch match now, since can't use wrong branch address



Branch Target "Cache"

- Branch Target cache Only predicted taken branches
- "Cache" Content Addressable Memory (CAM) or Associative Memory (see figure)
- Use a big Branch History Table & a small Branch Target Cache



Steps with Branch target Buffer

for the 5-stage MIPS Send PC to memory and branch-target **buffer** *IF* Entry found No Yes in branch target buffer? Send out predicted Is No Yes instruction PC a taken ID branch? Taken No Yes Branch? Normal instruction execution **Mispredicted** Enter branch Branch correctly branch, kill fetched instruction address predicted; continue EX instruction; restart and next PC into execution with no fetch at other stalls branch-target target; delete entry buffer from target buffer