### **Instruction Level Parallelism**

#### **Outline**

- ILP
- Compiler techniques to increase ILP
- Loop Unrolling
- Overcoming Data Hazards with Dynamic Scheduling
- Tomasulo Algorithm

# **Recall from Pipelining Review**

- Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls
  - Ideal pipeline CPI: measure of the maximum performance attainable by the implementation
  - <u>Structural hazards</u>: HW cannot support this combination of instructions
  - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline
  - <u>Control hazards</u>: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps)

#### **Instruction Level Parallelism**

- Instruction-Level Parallelism (ILP): overlap the execution of instructions to improve performance
- 2 approaches to exploit ILP:
  - 1) Rely on hardware to help discover and exploit the parallelism dynamically (e.g., Pentium 4, AMD Opteron, IBM Power), and
  - 2) Rely on software technology to find parallelism, statically at compile-time (e.g., Itanium 2)

# **Instruction-Level Parallelism (ILP)**

- Basic Block (BB) ILP is quite small
  - BB: a straight-line code sequence with no branches in except to the entry and no branches out except at the exit
  - average dynamic branch frequency 15% to 25%4 to 7 instructions execute between a pair of branches
  - Plus instructions in BB likely to depend on each other
- To obtain substantial performance enhancements, we must exploit ILP across multiple basic blocks
- Simplest: loop-level parallelism to exploit parallelism among iterations of a loop. E.g., for (i=1; i<=1000; i=i+1)
   x[i] = x[i] + y[i];</li>

### **Loop-Level Parallelism**

- Exploit loop-level parallelism by "unrolling loop" either by
- 1. dynamic via branch prediction or
- 2. static via loop unrolling by compiler
- Determining instruction dependence is critical to Loop Level Parallelism
- If 2 instructions are
  - <u>parallel</u>, they can execute simultaneously in a pipeline of arbitrary depth without causing any stalls (assuming no structural hazards)
  - dependent, they are not parallel and must be executed in order, although they may often be partially overlapped

### **Data Dependence and Hazards**

- Instr<sub>j</sub> is data dependent (aka true dependence) on Instr<sub>i:</sub>
  - 1. Instr, tries to read operand before Instr, writes it

```
I: add r1,r2,r3
J: sub r4,r1,r3
```

- 2. or  $Instr_J$  is data dependent on  $Instr_K$  which is dependent on  $Instr_I$
- If two instructions are data dependent, they cannot execute simultaneously or be completely overlapped
- If data dependence caused a hazard in pipeline, called a Read After Write (RAW) hazard

### **ILP and Data Dependencies, Hazards**

- HW/SW must preserve program order: order instructions would execute in if executed sequentially as determined by original source program
  - Dependences are a property of programs
- Presence of dependence indicates potential for a hazard, but actual hazard and length of any stall is property of the pipeline
- Importance of the data dependencies
  - 1) indicates the possibility of a hazard
  - 2) determines order in which results must be calculated
  - 3) sets an upper bound on how much parallelism can possibly be exploited
- HW/SW goal: exploit parallelism by preserving program order only where it affects the outcome of the program

### Name Dependence #1: Anti-dependence

- Name dependence: when 2 instructions use same register or memory location, called a name, but no flow of data between the instructions associated with that name; 2 versions of name dependence
- Instr, writes operand <u>before</u> Instr, reads it

```
I: sub r4,r1,r3
J: add r1,r2,r3
K: mul r6,r1,r7
```

Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1"

 If anti-dependence caused a hazard in the pipeline, called a Write After Read (WAR) hazard

### Name Dependence #2: Output dependence

Instr<sub>j</sub> writes operand <u>before</u> Instr<sub>j</sub> writes it.

```
I: sub r1,r4,r3
J: add r1,r2,r3
K: mul r6,r1,r7
```

- Called an "output dependence" by compiler writers
   This also results from the reuse of name "r1"
- If anti-dependence caused a hazard in the pipeline, called a Write After Write (WAW) hazard
- Instructions involved in a name dependence can execute simultaneously if name used in instructions is changed so instructions do not conflict
  - Register renaming resolves name dependence for regs
  - Either by compiler or by HW

# **Control Dependencies**

 Every instruction is control dependent on some set of branches, and, in general, these control dependencies must be preserved to preserve program order

```
if p1 {
   S1;
};
if p2 {
   S2;
}
```

• S1 is control dependent on p1, and S2 is control dependent on p2 but not on p1.

# **Control Dependence Ignored**

- Control dependence need not be preserved
  - willing to execute instructions that should not have been executed, thereby violating the control dependences, if can do so without affecting correctness of the program
- Instead, 2 properties critical to program correctness are
  - 1) exception behavior and
  - 2) data flow

### **Exception Behavior**

Preserving exception behavior
 ⇒ any changes in instruction execution order must not change how exceptions are raised in program
 (⇒ no new exceptions)

• Example:

```
DADDU R2,R3,R4
BEQZ R2,L1
LW R1,0(R2)
L1:
```

Problem with moving LW before BEQZ?

#### **Data Flow**

- Data flow: actual flow of data values among instructions that produce results and those that consume them
  - branches make flow dynamic, determine which instruction is supplier of data
- Example:

```
DADDU <u>R1</u>, R2, R3
BEQZ R4, L
DSUBU <u>R1</u>, R5, R6
L: ...
OR R7, R1, R8
```

OR depends on DADDU or DSUBU?
 Must preserve data flow on execution

# **Compiler techniques to increase ILP**

### **Software Techniques - Example**

This code, add a scalar to a vector:

```
for (i=1000; i>0; i=i-1)
x[i] = x[i] + s;
```

- Assume following latencies for all examples
  - Ignore delayed branch in these examples

Instruction producing result	Instruction using result	stalls between in cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0
Integer op	Integer op	0

# **FP Loop: Where are the Hazards?**

- · First translate into MIPS code:
  - -To simplify, assume 8 is lowest address

```
Loop: L.D F0,0(R1);F0=vector element
ADD.D F4,F0,F2;add scalar from F2
S.D 0(R1),F4;store result
DADDUI R1,R1,-8;decrement pointer 8B (DW)
BNEZ R1,Loop; branch R1!=zero
```

# **FP Loop Showing Stalls**

```
1 Loop: L.D F0,0(R1) ;F0=vector element
2
       stall
3
       ADD.D F4, F0, F2; add scalar in F2
       stall
4
5
     stall
6
       S.D
              0(R1), F4; store result
7
       DADDUI R1,R1,-8 ; decrement pointer 8B (DW)
8
       stall
                       ;assumes can't forward to branch
9
              R1,Loop ;branch R1!=zero
       BNEZ
          Instruction
Instruction
                                 Latency in
                                 clock cycles
producing result using result
FP ALU op Another FP ALU op
                                 3
FP ALU op Store double
Load double
              FP ALU op
```

• 9 clock cycles: Rewrite code to minimize stalls?

# **Revised FP Loop Minimizing Stalls**

```
1 Loop: L.D F0,0(R1)
2          DADDUI R1,R1,-8
3          ADD.D F4,F0,F2
4          stall
5          stall
6          S.D 8(R1),F4 ;altered offset
7          BNEZ R1,Loop
```

#### Swap DADDUI and S.D by changing address of S.D

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1

7 clock cycles, but just 3 for execution (L.D, ADD.D,S.D), 4 for loop overhead; How make faster?

# **Unroll Loop Four Times (straightforward way)**

```
Rewrite loop to
                            ___1 cycle stall
              F0,0(R1)
  Loop: L.D
                                                  minimize stalls?
                             2 cycles stall
       ADD.D F4,F0,F2
3
6
       S.D
               0(R1),F4
                             ;drop DSUBUI
                                           & BNEZ
7
               F6, -8(R1)
       L.D
       ADD.D F8, F6, F2
12
       S.D
               -8(R1), F8
                             ;drop DSUBUI & BNEZ
13
              F10, -16(R1)
       L.D
15
       ADD.D F12,F10,F2
18
               -16 (R1), F12
       S.D
                            ;drop DSUBUI & BNEZ
19
              F14, -24(R1)
       L.D
21
       ADD.D F16,F14,F2
24
       S.D
               -24 (R1), F16
25
       DADDUI R1,R1,#-32
                             ;alter to 4*8
27
               R1,LOOP
       BNEZ
```

27 clock cycles, or 6.75 per iteration (Assumes R1 is multiple of 4)

# **Unrolled Loop Detail**

- Do not usually know upper bound of loop
- Suppose it is n, and we would like to unroll the loop to make k copies of the body
- Instead of a single unrolled loop, we generate a pair of consecutive loops:
  - 1st executes (n mod k) times and has a body that is the original loop
  - 2nd is the unrolled body surrounded by an outer loop that iterates (n/k) times
- For large values of n, most of the execution time will be spent in the unrolled loop

# **Unrolled Loop That Minimizes Stalls**

```
Loop: L.D F0, 0 (R1)
2
       L.D F6, -8(R1)
3
       L.D F10, -16(R1)
4
       L.D F14, -24(R1)
5
       ADD.D F4,F0,F2
6
       ADD.D F8, F6, F2
7
       ADD.D F12,F10,F2
8
       ADD.D F16,F14,F2
9
       S.D \quad O(R1), F4
10
    S.D -8(R1), F8
11
       S.D -16(R1), F12
12
      DSUBUI R1, R1, #32
13
       S.D
             8(R1),F16; 8-32 = -24
14
       BNEZ
             R1,LOOP
```

14 clock cycles, or 3.5 per iteration

# **5 Loop Unrolling Decisions**


- Requires understanding how one instruction depends on another and how the instructions can be changed or reordered given the dependences:
- 1. Determine if loop unrolling useful by finding that loop iterations were independent (except for maintenance code)
- 2. Use different registers to avoid unnecessary constraints forced by using same registers for different computations
- 3. Eliminate the extra test and branch instructions and adjust the loop termination and iteration code
- 4. Determine that loads and stores in unrolled loop can be interchanged by observing that loads and stores from different iterations are independent
  - Transformation requires analyzing memory addresses and finding that they do not refer to the same address
- 5. Schedule the code, preserving any dependences needed to yield the same result as the original code

# 3 Limits to Loop Unrolling

- Decrease in amount of overhead amortized with each extra unrolling
  - Amdahl's Law
- 2. Growth in code size
  - For larger loops, concern it increases the instruction cache miss rate
- 3. Register pressure: potential shortfall in registers created by aggressive unrolling and scheduling
  - If may not be possible to allocate all live values to registers, may lose some or all of its advantage
- Loop unrolling reduces impact of branches on pipeline; another way is branch prediction



### Why Dynamic Scheduling...?



Goal of ILP: To get as many instructions as possible executing in parallel while respecting dependencies

# **Advantages of Dynamic Scheduling**

- Dynamic scheduling hardware rearranges the instruction execution to reduce stalls while maintaining data flow and exception behavior
- It handles cases when dependences unknown at compile time
  - it allows the processor to tolerate unpredictable delays such as cache misses, by executing other code while waiting for the miss to resolve
- It allows code that compiled for one pipeline to run efficiently on a different pipeline
- It simplifies the compiler
- Hardware speculation, a technique with significant performance advantages, builds on dynamic scheduling (next)

#### **HW Schemes: Instruction Parallelism**

Key idea: Allow instructions behind stall to proceed

```
DIVD F0, F2, F4
ADDD F10, F0, F8
SUBD F12, F8, F14
```

- Enables out-of-order execution and allows out-of-order completion (e.g., SUBD)
  - In a dynamically scheduled pipeline, all instructions still pass through issue stage in order (in-order issue)
- Will distinguish when an instruction begins execution and when it completes execution; between 2 times, the instruction is in execution
- Note: Dynamic execution creates WAR and WAW hazards and makes exceptions harder

# **Dynamic Scheduling**

- Simple pipeline had 1 stage to check both structural and data hazards: Instruction Decode (ID), also called Instruction Issue
- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
- Issue—Decode instructions, check for structural hazards
- Read operands—Wait until no data hazards, then read operands


# A Dynamic Algorithm: Tomasulo's

- For IBM 360/91 (before caches!)
  - − ⇒ Long memory latency
- Goal: High Performance without special compilers
- Small number of floating point registers (4 in 360) prevented interesting compiler scheduling of operations
  - This led Tomasulo to try to figure out how to get more effective registers renaming in hardware!
- Why Study 1966 Computer?
- The descendants of this have flourished!
  - Alpha 21264, Pentium 4, AMD Opteron, Power 5, ...

### **Tomasulo Algorithm**

- Control & buffers <u>distributed</u> with Function Units (FU)
  - FU buffers called "<u>reservation stations</u>"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming;
  - Renaming avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, <u>not through registers</u>, over <u>Common Data</u>
   <u>Bus</u> that broadcasts results to all FUs
  - Avoids RAW hazards by executing an instruction only when its operands are available
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches (predict taken), allowing FP ops beyond basic block in FP queue

# **Tomasulo Organization**



Common Data Bus (CDB)

### **Reservation Station Components**

Op: Operation to perform in the unit (e.g., + or –)

Vj, Vk: Value of Source operands

Store buffers has V field, result to be stored

Qj, Qk: Reservation stations producing source registers (value to be written)

- Note: Qj,Qk=0 => ready
- Store buffers only have Qi for RS producing result

Busy: Indicates reservation station or FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

# **Three Stages of Tomasulo Algorithm**

1. Issue—get instruction from FP Op Queue

If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).

2. Execute—operate on operands (EX)

When both operands ready then execute; if not ready, watch Common Data Bus for result

3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting units; mark reservation station available

- Normal data bus: data + destination ("go to" bus)
- <u>Common data bus</u>: data + <u>source</u> ("<u>come from</u>" bus)
  - 64 bits of data + 4 bits of Functional Unit <u>source</u> address
  - Write if matches expected Functional Unit (produces result)
  - Does the broadcast
- Example speed:
   3 clocks for Fl.pt. +,-; 10 for \*; 40 clks for /

### **Example**

```
1. L.D F6, 34(R2)
2. L.D F2, 45(R3)
3. MUL.D F0, F2, F4
4. SUB.D F8, F2, F6
5. DIV.D F10, F0, F6
6. ADD.D F6, F8, F2
```

#### **Latencies**

• Assume operation latencies

load: 2 clock cycles


add/sub: 2 clock cycles

- multiply: 10 clock cycles

divide: 40 clock cycles

## Instruction Tomasulo Example

FU




Clock cycle counter

#### Instruction status:


Instruction kLD R2 F6 34 +**R3** LD F2 45 +**MULTD** F0 F2 F4 **SUBD** F8 F2 F6 **DIVD** F10 F<sub>0</sub> F6 **ADDD** F6 F8 F2





SI

*S*2




#### Reservation Stations:

 $V_i$ VkQjQkTime Name Busy OpAdd1 No Add2 No Add3 No Mult1 No Mult2 No

#### Register result status:

Clock

FU



F6 F8


F10

*F12* ... *F30* 


Load1

RS


RS



#### Register result status:



Note: Can have multiple loads outstanding




#### Register result status:


Clock F0 F2 F4 F6 F8 F10 F12 ... F30

Mult1 Load2 Load1

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?



#### Register result status:




Load2 completing; what is waiting for Load2?

```
Instruction status:
                                         Write
                                   Exec
   Instruction
                        k
                            Issue Comp Result
                                                             Busy
                                                                  Address
                                     3
   LD
            F6
                 34+
                        R2
                              1
                                            4
                                                      Load1
                                                              No
                                            5
   LD
            F2
                 45 +
                        R3
                                     4
                                                      Load2
                                                              No
   MULTD
                 F2
                        F4
            FO
                                                      Load3
                                                              No
   SUBD
            F8
                 F6
                        F2
   DIVD
            F10
                  FO
                        F6
   ADDD
            F6
                  F8
                        F2
Reservation Stations:
                                    SI
                                           S2
                                                 RS
                                                        RS
           Time Name Busy
                             Op
                                                 Q_{j}
                                                        Ok
                            SUBD
               2 Add1
                       Yes
                                   M(A1)
                Add2
                        No
                Add3
                        No
                       Yes MULTD M(A2)
                                         R(F4)
              10 Mult1
                Mult2
                       Yes
                            DIVD
                                         M(A1) Mult1
```

#### Register result status:

Clock		F0	F2	<i>F4</i>	F6	F8	F10	<i>F12</i>	•••	F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2			

Timer starts down for Add1, Mult1



#### Register result status:

Clock F0F2F8 F10 F12 F30 F4 F6 6 FUMult1 M(A2)Add2 Add1 Mult2

Issue ADDD here despite name dependency on F6?

Instructio	n stai	tus:			Exec	Write				
Instruction	on	j	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7					
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6						
Reservation	on St	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
	0	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	Yes	ADDD		M(A2)	Add1			
		Add3	No							
	8	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

#### Register result status:

Clock		F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
7	FU	Mult1	M(A2)		Add2	Add1	Mult2			

Add1 (SUBD) completing; what is waiting for it?

In	structio	n sta	tus:			Exec	Write				
	Instruction	on	$\dot{j}$	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
	LD	F6	34+	R2	1	3	4		Load1	No	
	LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No	
	MULTD	FO	F2	F4	3				Load3	No	
	SUBD	F8	F6	F2	4	7	8				
	DIVD	F10	FO	<b>F6</b>	5						
	ADDD	F6	F8	F2	6						
Re	eservatio	on St	ations	5.:		S1	<i>S</i> 2	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No							
		2	Add2	Yes	ADDD	(M-M)	M(A2)				
			Add3	No							
		7	Mult1	Yes	MULTI	M(A2)	R(F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		FO	F2	<i>F4</i>	F6	F8	F10	F12	•••	F30
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

In	struction	ı stat	us:			Exec	Write				
	Instruction	n	j	k	Issue	Comp	Result			Busy	Address
	LD	F6	34+	R2	1	3	4		Load1	No	
	LD	F2	45+	R3	2	4	5		Load2	No	
	MULTD	FO	F2	F4	3				Load3	No	
	SUBD	F8	F6	F2	4	7	8				
	DIVD	F10	FO	F6	5						
	ADDD	F6	F8	F2	6						
Re	eservatio	on Sta	ations	<b>:</b> :		S1	<i>S2</i>	RS	RS		

## Reservation Stations: Time Name Busy

ie	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
1	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Clock		F0	F2	F4	<i>F6</i>	F8	F10	F12	•••	F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	on	$\dot{j}$	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	<b>F6</b>	5						
ADDD	F6	F8	F2	6	10					
Reservation	on St	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No						]	
	O	Add2	Yes	ADDD	(M-M)	M(A2)				
		Add3	No							
	5	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

#### Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Add2 (ADDD) completing; what is waiting for it?

Instructio	n sta	tus:			Exec	Write				
Instruction	on	$\dot{J}$	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	<b>5:</b>		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	4	Mult1	Yes	MULTI	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		F0	F2	F4	F6	F8	F10	<i>F12</i>	•••	F30
11	FU	Mult1	M(A2)		M-M+N	(M-M)	Mult2			

- Write result of ADDD here?
- All quick instructions complete in this cycle!

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	<b>F6</b>	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	7.		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	3	Mult1	Yes	MULTI	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		FO	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
12	FU	Mult1	M(A2)	(	M-M+N	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	<b>:</b>		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	2	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
13	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	<b>F</b> 4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	<b>F6</b>	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	7.		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	1	Mult1	Yes	MULTE	<b>M</b> (A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

#### Register result status:

Clock

14 F0 F2 F4 F6 F8 F10 F12 ... F30

| Mult | M(A2) | (M-M+N (M-M) | Mult | Mult

Instructio	n sta	tus:			Exec	Write				
Instruction	n	$\dot{j}$	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3	15			Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	s:		<i>S1</i>	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	0	Mult1	Yes	MULTI	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

#### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 15 FU Mult1 M(A2) (M-M+N (M-M) Mult2

Mult1 (MULTD) completing; what is waiting for it?

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	<b>F6</b>	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	<b>5</b> :		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	40	Mult2	Yes	DIVD	M*F4	M(A1)			]	

#### Register result status:



Just waiting for Mult2 (DIVD) to complete


# skip a couple of cycles

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservati	on St	ations			S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	1	Mult2	Yes	DIVD	M*F4	M(A1)				


Clock		FO	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
55	FU	M*F4	M(A2)	(	M-M+N	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	on	$\dot{j}$	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	<b>F6</b>	5	56					
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	s:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	O	Mult2	Yes	DIVD	M*F4	M(A1)				

#### Register result status:



Mult2 (DIVD) is completing; what is waiting for it?



#### Register result status:

 Once again: In-order issue, out-of-order execution and out-of-order completion.

#### **Tomasulo Drawbacks**

- Complexity
- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
  - Each CDB must go to multiple functional units
     ⇒high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    - » Multiple CDBs ⇒ more FU logic for parallel assoc stores
- Non-precise interrupts!
  - We will address this later


### **Tomasulo Loop Example**


Loop:LD	FO	0	R1
MULTD	F4	FO	F2
SD	F4	0	R1
SUBI	R1	R1	#8
BNEZ	R1	Loop	


- This time assume Multiply takes 4 clocks
- Assume 1st load takes 8 clocks (L1 cache miss), 2nd load takes 1 clock (hit)
- Show 2 iterations

# **Loop Example**

Instructi	ion statu	<i>s</i> :				Ехес	Write				
ITER	Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
<b>1</b>	LD	F0	0	<b>R</b> 1				Load1	No		
1	MULTD	F4	F0	F2				Load2	No		
Iter-	SD	F4	0	<b>R</b> 1				Load3	No		
2	LD	F0	0	R1				Store1	No		
ation 2	MULTD	F4	F0	F2				Store2	No		
Count <sup>2</sup>	SD	F4	0	R1				Store3	No		
Reserva	tion Stat	ions:			S1	<i>S</i> 2	RS		Adde	ed Store	Buffers
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	No						SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						BNEZ 🔻	R1	Loop	
Register	result si	tatus								nstructi	on Loop
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
0	80	Fu									







Implicit renaming sets up data flow graph

Instructi	on statu	s:			Exec Write						
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
								Store 1	Yes	80	Mult1
								Store2	No		
								Store3	No		
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
4	80	Fu	Load1		Mult1						

• Dispatching SUBI Instruction (not in FP queue)

Instructio	on statu	.s:				Exec	Write				
ITER	Instruct	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
								Store1	Yes	80	Mult1
								Store2	No		
								Store3	No		
Reservat	ion Stat	tions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	<b>—</b>
Register	result s	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
5	72	Fu	Load1		Mult1						

• And, BNEZ instruction (not in FP queue)

Instructi	on statu	s:		Write							
ITER	Instructi	ion	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
2	LD	F0	0	R1	6			Store 1	Yes	80	Mult1
								Store2	No		
								Store3	No		
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1 -
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		<b>SUBI</b>	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	• • •	F30
6	72	Fu	Load2		Mult1						

• Notice that F0 never sees Load from location 80

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	$\boldsymbol{k}$	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	No		
								Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	FO	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2 🔷
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
7	72	Fu	Load2		Mult2						


- Register file completely detached from computation
- First and Second iteration completely overlapped

Instructi	on statu	s:									
ITER	Instructi	ion	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6			Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1 <b>←</b>
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	Yes	Multd		R(F2)	Load2		<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	72	Fu	Load2		Mult2						

Instructi	ion statu	s:			Exec Write							
ITER	Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu	
1	LD	F0	0	<b>R</b> 1	1	9		Load1	Yes	80		
1	MULTD	F4	F0	F2	2			Load2	Yes	72		
1	SD	F4	0	<b>R</b> 1	3			Load3	No			
2	LD	F0	0	<b>R</b> 1	6			Store 1	Yes	80	Mult1	
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2	
2	SD	F4	0	<b>R</b> 1	8			Store3	No			
Reserva	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS					
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	<b>R</b> 1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	<b>R</b> 1	
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8	<b>←</b>
Mult2 Yes Multd					<b>R</b> (F2)	Load2	,	<b>BNEZ</b>	<b>R</b> 1	Loop		
Danietas		4 ~ 4 ~										

Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
9	72	Fu	Load2		Mult2						

- Load1 completing: who is waiting?
- Note: Dispatching SUBI



- Load2 completing: who is waiting?
- Note: Dispatching BNEZ

Instructi	on statu	s:				Exec					
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reserva	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1 -
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
3	Mult1	Yes	Multd	M[80]	R(F2)			<b>SUBI</b>	<b>R</b> 1	R1	#8
4	Mult2	Yes	Multo	M[72]	R(F2)			<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
11	64	Fu	Load3		Mult2						

• Next load in sequence

Instructi	on statu	<i>s</i> :				Exec	Write					
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No			
1	MULTD	F4	F0	F2	2			Load2	No			
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64		_
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1	
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2	
2	SD	F4	0	<b>R</b> 1	8			Store3	No			
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	<b>R</b> 1	
	Add2	No						MULTD	F4	F0	F2	<b>←</b>
	Add3	No						SD	F4	0	<b>R</b> 1	
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	<b>R</b> 1	<b>R</b> 1	#8	
3	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop		
Register	result st	tatus										
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30	

Mult2

• Why not issue third multiply?

**12** 

**64** 

Fu Load3

Instructi	on statu	<i>s:</i>				Exec	Write					
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu	
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No			
1	MULTD	F4	F0	F2	2			Load2	No			
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64		_
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1	
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2	
2	SD	F4	0	R1	8			Store3	No			
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
1	Mult1	Yes	Multd	<b>M</b> [80]	R(F2)			SUBI	<b>R</b> 1	<b>R</b> 1	#8	
2	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop		
Register	result si	tatus										
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30	

Mult2

• Why not issue third store?

Fu Load3

**64** 

**13** 

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14		Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	<b>R</b> 1	<b>R</b> 1	#8
1	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
14	64	Fu	Load3		Mult2						

• Mult1 completing. Who is waiting?

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	$\dot{j}$	k	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	FO	F2	7	15		Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	No						SUBI	<b>R</b> 1	<b>R</b> 1	#8
0	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
15	64	Fu	Load3		Mult2						

• Mult2 completing. Who is waiting?

Instructi	on statu	s:		Write							
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	_11_	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
4	Mult1	Yes	Multd		R(F2)	Load3		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
16	64	Fu	Load3		Mult1						

**64** 

**17** 

Fu Load3

Instructi	on statu	<i>s</i> :				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	<b>R</b> 1	8			Store3	Yes	64	Mult1
Reservat	ion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1 <b>—</b>
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	<b>R</b> 1	R1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30

Mult 1

Fu Load3

**18** 

**64** 

Instructi	on statu	<i>s</i> :		Write							
ITER	Instruct	ion	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18		Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64	Mult1
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		<b>SUBI</b>	<b>R</b> 1	R1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30

Mult1

Instructi	on statu	s:				Exec	Write				
ITER	Instruct	ion	j	k	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	<b>R</b> 1	3	18	19	Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	No		
2	MULTD	F4	FO	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	<b>R</b> 1	8	19		Store3	Yes	64	Mult1
Reserva	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result s	tatus									

#### Register result status


Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
19	<b>56</b>	Fu	Load3		Mult1						

20

**56** 

Fu

Load1



 Once again: In-order issue, out-of-order execution and out-of-order completion.

Mult1

# Why can Tomasulo overlap iterations of loops?

- Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
  - Also buffer old values of registers totally avoiding the WAR stall.
- Other perspective: Tomasulo building data flow dependency graph on the fly.

# Tomasulo's scheme offers 2 major advantages

- (1) the distribution of the hazard detection logic
  - distributed reservation stations and the CDB
  - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
  - If a centralized register file were used, the units would have to read their results from the registers when register buses are available.
- (2) the elimination of stalls for WAW and WAR hazards

### What about Precise Interrupts?

• Tomasulo had:

In-order issue, out-of-order execution, and out-of-order completion

 Need to "fix" the out-of-order completion aspect so that we can find precise breakpoint in instruction stream.

# Relationship between precise interrupts and specultation:

- Speculation is a form of guessing.
- Important for branch prediction:
  - Need to "take our best shot" at predicting branch direction.
- If we speculate and are wrong, need to back up and restart execution to point at which we predicted incorrectly:
  - -This is exactly same as precise exceptions!
- Technique for both precise interrupts/exceptions and speculation: in-order completion or commit

### **Summary**

- Reservations stations: implicit register renaming to larger set of registers + buffering source operands
  - Prevents registers as bottleneck
  - Avoids WAR, WAW hazards
  - Allows loop unrolling in HW
- Not limited to basic blocks
- Today, helps cache misses as well
  - Don't stall for L1 Data cache miss
- Lasting Contributions
  - Dynamic scheduling
  - Register renaming
- 360/91 descendants are Pentium III; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264