


Block diagram:


Since this Lab is quite complicated, I separated the block diagram of each parts.







MEM and WB



Implementation results:

```
kkmelon@DESKTOP-TEEM7HG: ~/ComputerOrganization/Lab05_Pipeline_CPU
Pipeline_CPU.v:276: warning: Port 5 (Mem_i) of EXEMEM_register expects 3 bits, got 2.
Pipeline_CPU.v:276: : Padding 1 high bits of the port.
Pipeline_CPU.v:276: warning: Port 13 (Mem_o) of EXEMEM_register expects 3 bits, got 2.
Pipeline_CPU.v:276: : Padding 1 high bits of the port.
Testcase 13 pass
Basic Score:30
Medium Score:40
Advanced Score:30
Total Score:100
|kkmelon@DESKTOP-TEEM7HG:~/ComputerOrganization/Lab05_Pipeline_CPU$ _
```

Problems encountered:

1. Register output should be reset. We didn't set the value to zero during initial reset, so our PC value is wrong initially.

```
29 Lab5/Lab5Code/EXEMEM_register.v [ ]
               @@ -21,14 +21,25 @@ module EXEMEM_register (
                   output reg [31:0] pc_add4_o
               /* Write your code HERE */
24
             - always @(posedge clk_i) begin
                   instr_o <= instr_i;</pre>
26
                   WB_o <= WB_i;
                   Mem_o <= Mem_i;</pre>
28
                   zero_o <= zero_i;</pre>
29
                   alu_ans_o <= alu_ans_i;</pre>
                   rtdata_o <= rtdata_i;
30
                   WBreg_o <= WBreg_i;</pre>
                   pc_add4_o <= pc_add4_i;
        24 + always @(posedge clk_i or negedge rst_i) begin
        25
                    if(!rst_i) begin
        26
                        instr_o <= 0;
                        WB_0 <= 0;
        28
                        Mem_o <= 0;
        29
                        zero_o <= 0;
        30
                        alu_ans_o <= 0;
                        rtdata_o <= 0;
        32
                        WBreg_o <= 0;
                        pc_add4_o <= 0;
        34
                   end else begin
                        instr_o <= instr_i;</pre>
        36
                        WB_o <= WB_i;
        37
                        Mem_o <= Mem_i;</pre>
                        zero_o <= zero_i;
        39
                        alu_ans_o <= alu_ans_i;</pre>
        40
                        rtdata_o <= rtdata_i;
                        WBreg_o <= WBreg_i;</pre>
        42
                        pc_add4_o <= pc_add4_i;</pre>
               end
               endmodule
```

2. I didn't put branch signal in the MUXPCSrc, so the PC value was wrong

3. Our opcode is not assigned to instr_i[6:0], so the decoder output was always xxx;

```
≜Showing 5 changed files with 3,380 additions and 3,210 deletions.
   🗸 💠 4 💶 Lab5/Lab5Code/Decoder.v 🗗
                 @@ -15,14 +15,14 @@ module Decoder(
                 //Internal Signals
    18
                - wire
                         [7-1:0]
                                     opcode;
                         [7-1:0] opcode = instr_i[6:0];
                 wire
                         [3-1:0]
                                     funct3;
                 wire
                         [3-1:0]
                                     Instr_field;
                 wire
                         [9:0]
                                     Ctrl_o;
                 /* Write your code HERE */
                 always @(*) begin
                         casez(instr_i)
           25
                         casez(opcode)
                                 7'b0110011: begin //R-type
                             RegWrite = 1;
                             Branch = 0;
```

4. I fed the wrong value to EXEMEM_register initially, it should be rt_data

5. In some testcases, there are slti and slli instructions, but we didn't cover them in Lab4, so the decoder value was wrong.

6. Because in Lab4, the writeback MUX was divided into two 2to1 MUX, and we modified using a 3to1 MUX, so the control bit should not be don't care, or the output of the MUX will be xxx.

```
Showing 6 changed files with 1,437 additions and 1,568 deletions.
   🗸 💠 4 💴 Lab5/Lab5Code/Decoder.v 🗗
                  @@ -88,7 +88,7 @@ always @(*) begin
                              Branch = 0;
                              Jump = 1;
                              WriteBack1 = 1;
                              WriteBack0 = 1'bx;
                              WriteBack0 = 1'b0;
                              MemRead = 0;
                              MemWrite = 0;
                  @@ -100,7 +100,7 @@ always @(*) begin
                              Branch = 0;
                              Jump = 1;
                              WriteBack1 = 1;
                              WriteBack0 = 1'bx;
          103
                              WriteBack0 = 1'b0;
                              MemRead = 0;
                              MemWrite = 0;
                              // ALUSrcA = 1;
```

7. I am not sure why in there wasn't a shiftleft1 in Lab4, so I tried removing the unit in Lab5, after that, we passed all the testcases.