

	RW	B	J	WB	MR	Mw	AB	Src	Op	code
R	1	0	0	00	0	0	x0	10		0110011
addi	1	0	0	00	0	0	x1	00		0010011
lw	1	0	0	01	1	0	x1	00		0000011
sw	0	0	0	xx	0	1	x1	00		0100011
beq	0	1	0	xx	0	0	00	01		1100011
jal	1	0	1	1x	0	0	0x	xx		1101111
jalr	1	0	1	1x	0	0	1x	xx		1100111

rd = PC + 4

jal x1 -40 → set PC = PC + offset

jalr rd = x0, x1, 0, PC + 4

beq x7, x0, 16, rs1, rs2

addi rd, rs1, imm

sw x1, 8(x2), rs2, rs1

lw x14, 8(x2), rd, rs1

Implement detail:

架構圖其實就是照 slide 做的~

Imm\_Gen 的 sign-extend 是直接複製幾個的方式，不太確定有沒有其他方法。

```
/* Write your code HERE */
always @* begin
    casez(opcode)
        7'b0010011, 7'b0000011, 7'b1100111: begin //addi, load
            Imm_Gen_o = {{20{instr_i[31]}}, instr_i[31:20]};
        end
        7'b0100011: begin //store
            Imm_Gen_o = {{20{instr_i[31]}}, instr_i[31:25], instr_i[11:8], instr_i[7]};
        end
        7'b1100011: begin //Branch
            Imm_Gen_o = {{19{instr_i[31]}}, instr_i[7], instr_i[30:25], instr_i[11:8], 1'b0};
        end
        7'b1101111: begin //jal, jalr
            Imm_Gen_o = {{12{instr_i[31]}}, instr_i[19:12], instr_i[20], instr_i[30:25], instr_i[24:21], 1'b0};
        end
        default: begin
            Imm_Gen_o = 0;
        end
    endcase
end

endmodule
```

ALU\_control 是直接沿用上次的~

```
3 wire [6:1:0] instr_ALUOp;
4 assign instr_ALUOp = {instr, ALUOp};
5
6 // 6'b????00 : I type, S type
7 // 6'b????01 : B type
8 // 6'b????10 : R type
9 always @(*) begin
10     casez(instr_ALUOp)
11         6'b????00: ALU_Ctrl_o = 4'b0010; // ld sd, add
12         6'b????01: ALU_Ctrl_o = 4'b0110; // beq, sub
13         6'b000010: ALU_Ctrl_o = 4'b0010; // add
14         6'b100010: ALU_Ctrl_o = 4'b0110; // sub
15         6'b011110: ALU_Ctrl_o = 4'b0000; // and
16         6'b011010: ALU_Ctrl_o = 4'b0001; // or
17         6'b001010: ALU_Ctrl_o = 4'b0111; // slt
18         6'b110110: ALU_Ctrl_o = 4'b1000; // sra
19         6'b000110: ALU_Ctrl_o = 4'b1001; // sll
20         6'b010010: ALU_Ctrl_o = 4'b1010; // xor
21         default: ALU_Ctrl_o = 4'bxxxx;
22     endcase
23 end
24 endmodule
```

Decoder 是類似這樣給所有 output 值，數字是依照前面ㄉ table

```
/* Write your code HERE */
always @(*) begin
    casez(instr_i)
        7'b0110011: begin //R-type
            RegWrite = 1;
            Branch = 0;
            Jump = 0;
            WriteBack1 = 0;
            WriteBack0 = 0;
            MemRead = 0;
            MemWrite = 0;
            ALUSrcA = 1'bx;
            ALUSrcB = 0;
            ALUOp = 2'b10;
        end
        7'b0010011: begin //addi
```