


# DCS Lab 4 Sequence


Finite state machine 郭晏誠


#### Mealy and Moore Machine

- Mealy machine
  - The outputs depend on the current state and inputs
- Moore machine
  - The outputs depend on the current state only




# FSM coding style (example1)





```
input clk,rst n,in data;
output logic out;
logic [1:0] cur state, next state;
logic out comb;
parameter S 0 = 2'd0;
parameter S 1 = 2'd1;
parameter S 2 = 2'd2;
parameter S 3 = 2'd3;
always ff @ (posedge clk or negedge rst n) begin
    if(!rst n) begin
        cur state <= S 0;
    end else begin
        cur state <= next state;
    end
end
always comb begin
    case(cur state)
        S 0:
                next state = ( in data == ) ? S 2 : S 1;
        S 1: next state = ( in data == 0 ) ? S 3 : S 1;
        S 2: next state = ( in data == 0 ) ? S 2 : S 3;
                next state = ( in data == 0 ) ? S 3 : S 3;
        default:next state = cur state;
    endcase
end
assign out comb = ( next state == S 3 ) ? 1 : 0;
always ff @ (posedge clk or negedge rst n) begin
    if(!rst n) begin
        out <= 0;
    end else begin
        out <= out comb;
    end
end
```

# FSM coding style (example2)





```
//next state and output logic
always comb begin
   next = 'bx;
    rd = 1'b0;
    ds = 1'b0;
    case (curr state)
    IDLE: begin
          if (go) next state = READ;
          else     next state = IDLE;
    end
    READ: begin
          rd = 1'b1;
          next state = DLY;
    end
    DLY : begin
          rd = 1'b1;
          if (!ws) next state = DONE;
          else     next state = READ;
    end
    DONE: begin
          ds = 1'b1;
          next state = IDLE;
    end
    endcase
end
endmodule
```

# 偵測Sequence 的設計

- Input 一個任意長度Sequence
- ・ 設計FSM偵測任意長度Sequence 是否至少有3個bit是0和1個bit是1

# 參考FSM






# Seq.sv

Input Signal	Bit Width	Definition
clk	1	Clock
rst_n	1	Asynchronous active-low reset
in_data	1	FSM的input
in_state_reset	1	FSM的reset訊號 當in_state_reset == 1,out_cur_state= $S_0$ (0)

Output Signal	Bit Width	Definition
out_cur_state	3	FSM current state (每個cycle進行檢查) If (!rst_n) out_cur_state = $S_0$ (0) 當in_state_reset == 1,out_cur_state= $S_0$ (0)
out	1	FSM output (每個cycle進行檢查) If (!rst_n) out =0 根據p6 FSM進行output


Cycle	1	2	3	4	5	6	7	8	9	10	11
in_state_reset	1										
In_data	0										
out_cur_state		0									
out		0									






Cycle	1	2	3	4	5	6	7	8	9	10	11
in_state_reset	1	0									
In_data	0	0									
out_cur_state		0	2								
out		0	0								






Cycle	1	2	3	4	5	6	7	8	9	10	11
in_state_reset	1	0	0								
In_data	0	0	1								
out_cur_state		0	2	4							
out		0	0	0							






Cycle	1	2	3	4	5	6	7	8	9	10	11
in_state_reset	1	0	0	0							
In_data	0	0	1	1							
out_cur_state		0	2	4	4						
out		0	0	0	0						






Cycle	1	2	3	4	5	6	7	8	9	10	11
in_state_reset	1	0	0	0	0						
In_data	0	0	1	1	0						
out_cur_state		0	2	4	4	5					
out		0	0	0	0	0					






Cycle	1	2	3	4	5	6	7	8	9	10	11
in_state_reset	1	0	0	0	0	0					
In_data	0	0	1	1	0	0					
out_cur_state		0	2	4	4	5	7				
out		0	0	0	0	0	1				






Cycle	1	2	3	4	5	6	7	8	9	10	11
in_state_reset	1	0	0	0	0	0	0				
In_data	0	0	1	1	0	0	1				
out_cur_state		0	2	4	4	5	7	7			
out		0	0	0	0	0	1	1			






Cycle	1	2	3	4	5	6	7	8	9	10	11
in_state_reset	1	0	0	0	0	0	0	0			
In_data	0	0	1	1	0	0	1	0			
out_cur_state		0	2	4	4	5	7	7	7		
out		0	0	0	0	0	1	1	1		






Cycle	1	2	3	4	5	6	7	8	9	10	11
in_state_reset	1	0	0	0	0	0	0	0	0		
In_data	0	0	1	1	0	0	1	0	0		
out_cur_state		0	2	4	4	5	7	7	7	7	
out		0	0	0	0	0	1	1	1	1	





Cycle	1	2	3	4	5	6	7	8	9	10	11
in_state_reset	1	0	0	0	0	0	0	0	0	1	
In_data	0	0	1	1	0	0	1	0	0	0	
out_cur_state		0	2	4	4	5	7	7	7	7	0
out		0	0	0	0	0	1	1	1	1	0






#### Spec

- 請使用FSM完成此次LAB,可參考pg 6。
- 所有output必須非同步負準位reset。
- 01\_RTL需要PASS。
- 02\_SYN不能有error跟latches。
- 02\_SYN時間timing slack必須為MET。
- 03\_GATE 需要PASS

#### Waveform rst\_n


Waveform



#### Waveform 1<sup>st</sup> in\_state\_reset

Waveform

FSM reset, out\_cur\_state = 0, out = 0




NCTU.EE, Hsinchu, Taiwan

#### Waveform in\_data

Waveform


FSM,參考p7~p17



# Waveform 2<sup>nd</sup> in\_state\_reset

Waveform

FSM reset, out cur state = 0, out = 0



#### Command

不要更改FSM state parameter

```
13 // INPUT AND OUTPUT DECLARATION
14
  input clk,rst n,in data,in state reset;
  output logic [2:0] out cur state;
16
   output logic out;
17
18
19
  // FSM state
  parameter S 0 = 3'd0;
  parameter S 1 = 3'd1;
25 parameter S 2 = 3'd2;
26 parameter S 3 = 3'd3;
  parameter S 4 = 3'd4;
  parameter S = 3 \cdot d5;
28
  parameter S 6 = 3'd6;
   parameter S 7 = 3'd7;
30
31
  B//----
32
33
  // Your design
34
35
36
37
38
39
```

#### Command

- tar -xvf ~dcsta01/Lab04.tar
- cd Lab04/01\_RTL/
- Need 02\_SYN
  - No Latch
  - No error
  - No timing violation (MET)
- Need 03\_GATE
- Separate combinational and sequential blocks

Demo1: 3/24(四), 16:25:00

Demo2: 3/24(四), 23:59:59