
1. 這是這次的架構圖,參考助教給的 pdf 以及計組的講義,我把它畫了出來。



- 2. 這次的作業其實蠻簡單的,雖然因為是第一次做 pipeline 的設計,看到題目的時候花了一點時間思考該怎麼打扣才會跑出自己想要的 design。但想到了之後很順的就打了出來,這次大概計算了一下好像 3 小時就寫完了。
- 3. 自己有發現一個可能蠻直觀能夠避免自己在打的時候亂掉的方法,就是從第一級開始慢慢往後面 打過去。所以我的扣才會分成下面圖中那樣

```
assign instruction_nxt = (in_valid == 1) ? instruction : 0;
assign output_reg$1_nxt = (in_valid == 1) ? output_reg : 0;
// level 1 : INPUT
// stage 1 : FF1
atways_fr @(poseage cik or negeage rst_n) begin
    if(!rst_n) begin
    instrn_reg <= 0;
    output_reg$1 <= 0;
    out_valid$1 <= 0;
end
else begin
    instrn_reg <= instruction_nxt;
    output_reg$1 <= output_reg$1_nxt;
    out_valid$1 <= in_valid;
end
end
```

```
// level 2 : Decode & Read register
// {Opcode, rs, rt, rd_nxt, Shamt_nxt, funct6_nxt} = instrn_reg
// {Opcode, rs, rt, immd_nxt} = instrn_reg
assign opcode = instrn_reg[31:26];
assign rs = instrn_reg[25:21];
assign rt = instrn_reg[25:21];
assign immd_nxt = instrn_reg[15:0];
// // Format :
// 0 : illegal
// 1 : R format
// 2 : I format
// 2 = 1 (Opcode == 6'b000000) begin
// 2 = 0 (Opcode == 6'b000000) begin
// 3 = 0 (Opcode == 6'b001000) begin
// 4 = 0 (Opcode == 6'b001000) begin
// 5 = 0 (Opcode == 6'b001000) begin
// 6 = 0 (Opcode == 0 (O
```

```
// stage 2 : FF2
   always_ff @(posedge clk or negedge rst_n) begin
              output_reg$2 <= 0;
out_valid$2 <= 0;
instruction_fail$1 <= 0;</pre>
               x_rs <= 0;
x_rt <= 0;
rd <= 0;
               immd <= 0;
               Format <= 0;
         end
         else begin
               output_reg$2 <= output_reg$1;
out_valid$2 <= out_valid$1;
instruction_fail$1 <= instruction_fail_nxt;
               x_rs <= x_rs_nxt;
x_rt <= x_rt_nxt;
               rd <= rd_nxt;
               immd <= immd nxt;
               Format <= Format_nxt;
         end
16 end
// level 3 : ALU Calculate
always_comb begin
if(Format == 0) begin
          alu_result = x_rs + immd;
          case(immd[5:0])
    6'b100000: alu_result = x_rs + x_rt;
    6'b100100: alu_result = x_rs & x_rt;
    6'b100101: alu_result = x_rs | x_rt;
    6'b100111: alu_result = ~(x_rs | x_rt);
    6'b000000: alu_result = x_rt << immd[10:6];
    6'b000010: alu_result = x_rt >> immd[10:6];
    default: alu_result = 0;
endcase
          endcase
end
end
// if illegal, register is not changed.
// rd = rt if is I type
// rd = rd if is R type(is determined in previous stage)
else begin
         case(rd)
 // stage 3 : FF and write back
 always_ff @(posedge clk or negedge rst_n) begin
if(!rst_n) begin
              register_file <= {0, 0, 0, 0, 0, 0};
              out valid$3 <= 0;
               instruction_fail$2 <= 0;
       end
       else begin
              output_reg$3 <= output_reg$2;
register_file <= register_file_nxt;
out_valid$3 <= out_valid$2;</pre>
               instruction_fail$2 <= instruction_fail$1;</pre>
       end
 end
0 // level 4 : OUTPUT select
1 assign instruction_fail = instruction_fail$2;
   assign out_valid = out_valid$3;
            if(instruction_fail$2 == 1) begin
                    out_1 = 0;
                    out_2 = 0;
                    out_3 = 0;
                    out 4 = 0;
9
            end
            else begin
```