# DCS Lab01

郭書宏


#### Combinational

- 會有四個數字輸入in\_num0 ~ in\_num3
  - Ex:  $in_num0 \sim in_num3 = [2, 4, 7, 3]$
- 將數字依照範例,分別做**Bitwise** XNOR, OR, AND, XOR後,


```
    Ex: A = in_num0 XNOR in_num1 = 0010 XNOR 0100 = 1001 = 9
    B = in_num1 OR in_num3 = 0100 OR 0011 = 0111 = 7
    C = in_num0 AND in_num2 = 0010 AND 0111 = 0010 = 2
    D = in_num2 XOR in_num3 = 0111 XOR 0011 = 0100 = 4
```

- 再將運算後的數字依照範例,分AB、CD兩組相加,
  - Ex: A + B = 9 + 7 = 16, C + D = 2 + 4 = 6
- 最後排序由小至大輸出。
  - Ex: out\_num0 = 6, out\_num1 = 16

# Block diagram for your reference



# Block diagram for your reference



### Comb.sv


Input Signal	Bit width	Definition				
in_num0	4	Random 4-bit numbers				
in_num1	4					
in_num2	4					
in_num3	4					

Output Signal	Bit width	Definition			
out_num0	5	out num0 < out num1			
out_num1	5	$out\_num0 \le out\_num1$			

#### Command


- tar -xvf ~dcsta01/Lab01.tar
- 3/3(四)15:30 (上機課時) 才會在Server上開放tar檔案

### Directory



#### RTL simulation

- cd Lab01/01\_RTL/
- ./01\_run (電路模擬)
- ./09\_clean\_up (清除波型檔)
- nWave & (看波型)
  - 範例波型:



2	1	7		9	14	7	3	10
5	8	4	10	3	9	4	9	5
11	4	11		5	11	3		11
4	12	0	15	12	6		11	
13	8		7	10	23	8	11	10
17	18	16	17	20	23	18	16	<u> 15                                   </u>

### Synthesis

- cd ../02\_SYN/
- ./01\_run\_dc (合成電路)
- ./09\_clean\_up (清除合成結果)
  - 合成結果: (不能有Error、要有Area report、
     Timing report slack met、不能有Latch)

```
Number of ports:
                                            48
Number of nets:
                                           185
Number of cells:
                                           161
Number of combinational cells:
                                           161
Number of sequential cells:
Number of macros/black boxes:
                                             Θ
Number of buf/inv:
                                            38
Number of references:
                                            18
Combinational area:
                                   2864.030431
Buf/Inv area:
                                    379.209614
Noncombinational area:
                                      0.000000
Macro/Black Box area:
                                      0.000000
                             undefined (No wire load specified)
Net Interconnect area:
                                   2864.030431
Total cell area:
```

### Synthesis

- 合成的timing report中的 slack必須≧0 (MET)
- 如果出現timing violation
   → Demo Fail

U875/Y (NAND2X4) U974/Y (NAND3X4) out_n[7] (out) data arrival time	0.08 0.16 0.00	5.05 r 5.21 f 5.21 f 5.21
max_delay output external delay data required time	5.00 0.00	5.00 5.00 5.00
data required time Fail!		5.00 -5.21
slack (VIOLATED)		-0.21

0		
Startpoint: in_num0[1] (input port)		
Endpoint: out_numl[0]		
(output port)		
Path Group: default		
Path Type: max		
Point	Incr	Path
input external delay	0.00	0.00 r
in_num0[1] (in)	0.00	0.00 r
U250/Y (INVXL)	0.06	0.06 f
U166/Y (A0I222XL)	0.58	0.64 r
U218/Y (A0I222XL)	0.34	0.98 f
U307/Y (A0I222XL)	0.58	1.56 r
U308/Y (OAI22X1)	0.20	1.76 f
U309/Y (A0I31X4)	0.51	2.27 r
U211/Y (MXI2X1)	0.25	2.53 f
U205/Y (A0I222X1)	0.45	2.98 r
U245/Y (A0I222XL)	0.25	3.22 f
U203/Y (A0I2BB1XL)	0.34	3.56 f
U253/Y (OAI31XL)	0.23	3.79 r
U202/Y (OAI2BB1X1)	0.13	3.92 f
U248/Y (A0I21X1)	0.24	4.16 r
U201/Y (INVX3)	0.16	4.32 f
U313/Y (MXI2X1)	0.24	4.56 f
U197/Y (A0I222X1)	0.48	5.04 r
U196/Y (A0I222XL)	0.31	5.35 f
U314/Y (A0I222XL)	0.45	5.81 r
U195/Y (OAI21XL)	0.19	5.99 f
U239/Y (A0I2BBIXL)	0.29	6.29 f
U315/Y (A0I31X1)	0.28	6.57 r
U316/Y (A0I2BB1X2)	0.18	6.75 f
U175/Y (INVX2)	0.19	6.94 r
U275/Y (MXI2XL)	0.30	7.24 r
U172/Y (INVX1)	0.13	7.37 f
U185/Y (A0I222X1)	0.40	7.77 r
U321/Y (A0I222XL)	0.25	8.01 f
U171/Y (A012BB1XL)	0.33	8.34 f
U183/Y (OAI31XL)	0.23	8.57 r
U323/Y (0AI2BB1X1)	0.16	8.73 f
U182/Y (A0I21X2)	0.35 0.20	9.08 r
U170/Y (INVX2)		9.28 f
U332/Y (A0I22X1)	0.72	10.00 r
out_numl[0] (out)	0.00	10.00 r
data arrival time		10.00
max delay	10.00	10.00
output external delay	0.00	10.00
data required time	0.00	10.00
data required time		10.00
data required time Dogg		10.00
data required time Pass!		-10.00
		10.00
slack (MET)		0.00
o cach (IICI)		0.00


### Synthesis

- 記得檢查是否合成出Latch
  - 可以在syn.log用ctrl+F尋找關鍵字Latch
- 如果出現Latch → Demo Fail

```
Read RTL Code
read sverilog {$DESIGN\.sv}
Loading db file '/usr/synthesis/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/synthesis/libraries/syn/standard.sldb'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/usr/synthesis/libraries/syn/gtech.db'
Loading link library 'slow'
 Loading link library 'gtech'
Loading sverilog file '/home/RAID2/COURSE/dcs/dcsta02/TA/Lab02/01 RTL/Sort.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/RAID2/COURSE/dcs/dcsta02/TA/Lab02/01 RTL/Sort.sv
Inferred memory devices in process
        in routine Sort line 52 in file
                 '/home/RAID2/COURSE/dcs/dcsta02/TA/Lab02/01_RTL/Sort.sv'.
                         Type
     out num2 req
                        Latch
```

#### Gate-level simulation

- cd Lab01/03\_GATE/
- ./01\_run (電路模擬)
- ./09\_clean\_up (清除波型檔)
- nWave & (看波型)
  - 範例波型:



2	1	7	7	9	14	7	3	10	
5	8	4	10	3	9	4	9	5	
11	4		11	5	11	3	3	11	
4	12	0	15	12	(	5	1	1	
× 13	XXX 8	XX 8	∭ 7	∭ 10	23	∭ 8	)() 11	10	$=$ $\mathbb{X}$
× 17	16 18	16	17	XX 20	23	∭ 18	16	<b>15</b>	$\mathbb{X}$

### Upload

- cd ../09\_UPLOAD/
- ./01\_upload (上傳code)
- ./02\_download [argument] (下載上傳結果)
  - [argument] = demo1 or demo2
  - 檢查是否上傳成功&正確
- Demo1: 3/3, 16:25:00 · Demo2: 3/4, 23:59:59

```
linux01 [Lab02/09_UPLOAD]% ./01_upload

module Sort(
    // Input signals
:
endmodule

The 1st demo deadline is Thu Mar 18 16:25:00 CST 2021 , and the second state of the second state o
```

linux01 [Lab02/09\_UPLOAD]% ./02\_download demo1
Download done!