



18DCS017


Assignment-1



(1) Draw 4 bit binary adder and subtractor circuit using full adder




4 bit binary adder





(2) Draw the Circuits for Common bus system using multiplexers for following combination of register

=>





(2)





$J_6 = J_7$ dont
care


4 line
common
bus




(3)

No, when harddisk interrupts the microprocessor for data transfer the currently executing instruction is stored at some specific location from program counter and then the interrupt occurs after the transferring of data from harddisk the remaining execution of instruction is started from that specific location where counter address is stored.

6-1 Control of AC Register



7



$I_6 = I_7 = I_8$: don't care




Q.1 $PC = 2$, $R_1 = 1$, $XR = 3$ address = 401

Addressing mode	Effective address	Content of A/c
Direct address	401	3
Immediate operand	-	401
Indirect address	3	401
Relative address	403	5
Indexed address	404	6
Register	-	1
Register indexed	-	-
Auto increment	402	4
Auto decrement	400	2

Q.2 $PC = 2$, $R_1 = 2$, $XR = 3$ address = 401

Addressing mode	Effective address	Content of A/c
Direct address	401	3
Immediate operand	-	401
Indirect address	3	401
Relative address	403	5
Register	404	6
Register indexed	404 -	2
Auto increment	402	2
Auto decrement	400	2



8-3 PC = 2 R₁ = 3 XR = 3 address = 401

<u>addressing mode</u>	<u>effective address</u>	<u>content of PC</u>
Direct address	401	3
Immediate operand	-	401
Indirect address	3	401
Relative address	403	5
Indexed address	404	6
Register	-	3
Register indirect	3	401
Auto increment	402	4
Auto decrement	400	2

8-4 PC = 2 R₁ = 4 XR = 3 address = 401

<u>addressing mode</u>	<u>effective address</u>	<u>content of PC</u>
Direct address	401	3
Immediate operand	-	401
Indirect address	3	401
Indexed address	403	5
Register	-	2
Register indirect	4	-
Auto increment	402	4
Auto decrement	400	2

8.5 $PC = 2$ $R_1 = 1$ $XR = 6$ address = 410

address mode	effective add.	Content
Direct address	410	12
Immediate operand	—	410
Indirect address	12	—
Indexed address	410	—
Register	—	1
Register indirect	1	—
Auto increment	411	13
Auto decrement	409	11
Relative address	412	14

8.6 $PC = 2$ $R_1 = 2$ $XR = 6$ address = 410

address mode	effective address	Content
Direct address	410	12
Immediate operand	—	410
Indirect address	12	—
Indexed address	416	—
Relative address	412	14
Register	—	2
Register indirect	2	—
Auto increment	411	13
Auto decrement	409	11

8.7

PC = 2

$R_1 = 12$

$\times R = 6$

address = 410

<u>address mode</u>	<u>effective mode</u>	<u>content of R₁</u>
---------------------	-----------------------	---------------------------------

Direct add	410	12
immediate operand	-	410
indirect address	12	-
Indexed Relative address	416	-
Relative address	416	14
Register	-	2
Register indirect	2	-
Auto increment	411	13
Auto decrement	409	11

8.8

PC = 2


$R_1 = 4$

$\times R = 6$


address = 410

<u>address mode</u>	<u>effective address</u>	<u>content of R₁</u>
---------------------	--------------------------	---------------------------------

Direct add	410	12
immediate operand	-	410
indirect add	12	-
Indexed add	416	14
Relative add	416	-
Register	-	6
Register indirect	6	-
Auto inc	411	13
Auto dec	409	11




15 Draw circuit for one stage of arithmetic, logic and shift unit




(18)

Draw flow chart for compute operation combining initial configuration and interrupt cycle




Q5/ Draw a circuit for following length
of multiplicand and multiplier
with carry multiplier

85.1
4 bit by 3-bit



25.2 4 bit by 4 bit



25.3 2 bit by 2-bit