Name: ID	V00
----------	-----

CSC 230 Assignment 4 Spring 2017

This assignment has two parts:

- 1) Written Part: The written problems are to be handed in on Monday, March 27 in class. Please write your answers on the assignment document.
- Programming Part: Submit only your C code file on conneX. Be sure to include your name and student number. Submit it on conneX well before 11:50 pm Saturday, April 1, 2017.

Assignment 4: Part 1 - Written

Its just too difficult to type this into Connex! Thus, this hard copy assignment, please write your answers on this document. No electronic submissions.

Two things associated with this assignment that are intended to ease the end of term:

- → The number of marks is in excess of 50, but you only need to do enough questions such that you achieve a minimum of 40 marks total.
- → While the due date for the written part is actually March 27, it will be accepted until 2:30 pm on April 3, the last day of class. During that class, we will grade the assignment together.

Question 1. [4 marks] When running a particular program with N memory accesses, a system with a cache and paged virtual memory generates a total of M cache misses and F page faults. T1 is the time for a cache hit, T2 the time for a main memory hit, T3 the time to load a page into main memory from disk. Answer the following questions and justify all your answers to get full marks.

(a) [2] What is the cache hit ratio?
(b) [2] What is the main memory hit ratio? That is, what proportion of memory accesses do not generate a page fault?

Name:	ID	V00
-------	----	-----

Question 2. [5 marks] A processor accesses main memory with an average access time of T2. A smaller cache memory is interposed between the processor and main memory. The cache has a significantly faster access time of T1 < T2. The cache holds, at any time, copies of some main memory words and is designed so that the words more likely to be accessed in the near future are in the cache. Assume that the probability that the next word accessed by the processor is in the cache is H (known as the Hit ratio).

(a) [1] For any single memory access, what is the theoretical speedup of accessing the word in the cache rather than in main memory?


(b) [2] Let T be the average access time. Express T as a function of T1, T2 and H.

_			
ı			

(c) [2] In practice, a system may be designed so that the processor must first access the cache to determine if the word is in the cache and, if it is not, then access main memory, so that on a miss (opposite of a hit), memory access time is T1+T2. Express T as a function of T1, T2 and H, with the new assumption.



Question 3. [2 marks] Figure 1 shows the possible organization of a 4-stage pipeline.



(a) [1] Redraw the diagram showing how the organization could be enhanced by including an instruction queue.

(b) [1] Re super	scalar design.				
eshed ever	3 marks] Assume ry 64ms. Suppose row can be refresh	that we have a I	DRAM chip wh	ich has 8192 ro	ows of 8 bytes eac
reshed ever that each les per sec	ry 64ms. Suppose row can be refreshonds).	that we have a I ned in 4 clock cy	DRAM chip what cles. The clock	ich has 8192 rd speed is 1GHz	ows of 8 bytes eac z (=1,000 MHz, in
reshed ever that each les per sec	ry 64ms. Suppose row can be refresh	that we have a I ned in 4 clock cy	DRAM chip what cles. The clock	ich has 8192 rd speed is 1GHz	ows of 8 bytes eac z (=1,000 MHz, in
reshed ever that each les per sec	ry 64ms. Suppose row can be refreshonds).	that we have a I ned in 4 clock cy	DRAM chip what cles. The clock	ich has 8192 rd speed is 1GHz	ows of 8 bytes eac z (=1,000 MHz, in
reshed ever that each les per sec	ry 64ms. Suppose row can be refreshonds).	that we have a I ned in 4 clock cy	DRAM chip what cles. The clock	ich has 8192 rd speed is 1GHz	ows of 8 bytes eac z (=1,000 MHz, in
that each les per sec (a) [1] Ho (b) [1] Gi	ry 64ms. Suppose row can be refreshonds).	that we have a I ned in 4 clock cycles are needed to clock cycles from the cycles from the clock cycles from the clock cycles from the clock cycles from the	ORAM chip where clock or refresh the endom above, how	ich has 8192 rd speed is 1GHz tire DRAM chi	ows of 8 bytes eac z (=1,000 MHz, in ip?
eshed ever that each les per sec (a) [1] Ho (b) [1] Gi	ry 64ms. Suppose row can be refreshonds). w many clock cyclered c	that we have a I ned in 4 clock cycles are needed to clock cycles from the cycles from the clock cycles from the clock cycles from the clock cycles from the	ORAM chip where clock or refresh the endom above, how	ich has 8192 rd speed is 1GHz tire DRAM chi	ows of 8 bytes eac z (=1,000 MHz, in ip?
reshed even that each les per second (a) [1] Ho	ry 64ms. Suppose row can be refreshonds). w many clock cyclered c	that we have a I ned in 4 clock cycles are needed to clock cycles from the cycles from the clock cycles from the clock cycles from the clock cycles from the	ORAM chip where clock or refresh the endom above, how	ich has 8192 rd speed is 1GHz tire DRAM chi	ows of 8 bytes eac z (=1,000 MHz, in ip?
reshed ever that each les per sec (a) [1] Ho (b) [1] Gi	ry 64ms. Suppose row can be refreshonds). w many clock cyclered c	that we have a I ned in 4 clock cycles are needed to clock cycles from the cycles from the clock cycles from the clock cycles from the clock cycles from the	ORAM chip where clock or refresh the endom above, how	ich has 8192 rd speed is 1GHz tire DRAM chi	ows of 8 bytes eac z (=1,000 MHz, in ip?
reshed even that each less per second (a) [1] How (b) [1] Gi equiva	ry 64ms. Suppose row can be refreshonds). w many clock cyc wen the number of lent to? (An expreshons expressed in the suppose of the suppose	that we have a I ned in 4 clock cycles are needed to clock cycles from the clock cycles from the clock cycles from the control of the control of the control of the control of the cycles from the control of the cycles from	ORAM chip who coles. The clock orefresh the endom above, how an a calculated of traction of times	ich has 8192 ro speed is 1GHz tire DRAM chi much time, in result, is accept	ows of 8 bytes eac z (=1,000 MHz, in ip?
reshed even that each less per second (a) [1] How (b) [1] Gi equiva	y 64ms. Suppose row can be refreshonds). w many clock cycles when the number of the dent to? (An expression of the expression)	that we have a I ned in 4 clock cycles are needed to clock cycles from the clock cycles from the clock cycles from the control of the control of the control of the control of the cycles from the control of the cycles from	ORAM chip who coles. The clock orefresh the endom above, how an a calculated of traction of times	ich has 8192 ro speed is 1GHz tire DRAM chi much time, in result, is accept	ows of 8 bytes ead z (=1,000 MHz, in ip?
reshed even that each less per second (a) [1] How (b) [1] Gi equiva	ry 64ms. Suppose row can be refreshonds). w many clock cyc wen the number of lent to? (An expreshons expressed in the suppose of the suppose	that we have a I ned in 4 clock cycles are needed to clock cycles from the clock cycles from the clock cycles from the control of the control of the control of the control of the cycles from the control of the cycles from	ORAM chip who coles. The clock orefresh the endom above, how an a calculated of traction of times	ich has 8192 ro speed is 1GHz tire DRAM chi much time, in result, is accept	ows of 8 bytes early (=1,000 MHz, in the second sec

Question 5. [3 marks] Suppose that execution time for a program is directly proportional <i>only</i> to instruction access time. Access time to an instruction is 2 ns from the cache and 20 ns from memory. The probability of a cache hit is 96%. In the case of a cache miss, the instruction is fetched from main memory and copied into the cache, and then a second access must take place to copy the instruction from the cache (this time it will be a hit).
(a) [1] Compute the execution time of a program with 100 instructions without the cache (an expression is fine).
(b) [1] Compute the execution time of a program with 100 instructions with the cache (an expression is fine).
(c) [1] If the cache size is doubled, the probability of not finding an instruction is cut in half. Compute the execution time of a program with 100 instructions with the larger cache (an expression is fine).
Question 6. [6 marks] You have a system with Virtual memory, a DMA, a Page Table, a TLB, RAM memory, disks, and two levels of cache L1 and L2, with L1 being further subdivided into an L1 Data cache and an L1 Instruction cache. (a) [3] The CPU wants to access some data and the data is in L2, but not in L1. Describe the
series of events precisely and concisely.

	ing the data is in RAM memory and no	of III the L1 of L2 caches.
estion 7 [4 marks]		
(a) [3] The figure below	ow shows the structure of a compiler downth and the contract of the contract o	
and a "Back End"	FRONT BA Intermediate Code generated in the second	ck target
(a) [3] The figure beloand a "Back End"	with Intermediate Code generated in BA	oetween.

(b)

Name: ID <u>V</u>	/00
-------------------	-----

[1] In the explanation above, somewhere, the notion of a <i>Symbol Table</i> should have been introduced. Describe in more depth what the function of the Symbol Table is within the process.

Question 8. [6 marks] Consider two different machines, with two different instruction sets, and with the same clock rate of 200MHz. The following measurements are recorded on the two machines running a given set of benchmark programs:

Instruction type	Instruction count (millions)	Cycles per instruction
Machine A		
Arithmetic and logic	8	1
Load and store	4	3
Branch	4	2
Others	4	3
Machine B		
Arithmetic and logic	10	1
Load and store	8	2
Branch	2	4
Others	4	3

(a)	[2] Determine the effective CPI for each machine (show your calculations).

[2] Compute the execution time in ns of the benchmarks for each machine (show work).
(b) [2] A common measure of performance for a processor is the rate at which instructions
are executed, expressed as millions of instructions per second (MIPS), referred to as the MIPS rate. We can express the MIPS rate in terms of the clock rate and CPI as follows: $MIPS \text{ rate} = \frac{\text{Clock rate}}{\text{CPI} \times 10^6}$
State the MIPS rate for each machine above (ie, show the complete equation for the calculation, final computation not required).
action 0 [8 marks] Here is an example of how the cache works:

Question 9. [8 marks] Here is an example of how the cache works:

A computer uses a small direct-mapped cache between the main memory and the processor. The cache has four 16-bit words, and each word has an associated 13-bit tag, as shown in the figure on the right, where, however, the tag has been ignored for this task. When a miss occurs during a read operation, the requested word is read from the main memory and sent to the processor. At the same time, it is copied into the cache, and its block number is stored in the associated tag.

	16 bit content
address 0	
address 2	
address 4	
address 6	

Name: ID V	00
------------	----

Consider the following loop in a program where all instructions and operands are 16 bits long and the code starts at address 0x02EC:

LOOP:ADD (R1)+,R0 02EC DECR R2 02EE

BNE LOOP 02F0

Assume that, before this loop is entered, registers R0, R1 and R2 contain: R0 = 0, R1 = 0x054E, R2 = 3. Also assume that main memory contains the data as shown on the right

memory address	16 bit content
054E	A03C
0550	05D9
0552	10D7

Because this cache is direct mapped, it easy to decide, beforehand, the location in cache to which each word is mapped. For the 3 instructions, the calculation was as follows:

```
instruction address of instruction

LOOP: ADD (R1)+,R0 02EC =0000 0010 1110 1100 mapped to cache 4

DECR R2 02EE =0000 0010 1110 1110 mapped to cache 6

BNE LOOP 02F0 =0000 0010 1111 0000 mapped to cache 0
```

For the 3 memory locations, the calculation was as follows:

content	address in memory						
A03C	054E = 0000 0101	0100	1 110	mapped	to	cache	6
05D9	$0550 = 0000 \ 0101$	0101	0000	mapped	to	cache	0
10D7	$0552 = 0000 \ 0101$	0101	0010	mapped	to	cache	2

Looking at the execution, after this first iteration there have been 4 memory accesses and no cache hits. The second iteration is similar, but some memory accesses are avoided, and in total there are 2 memory accesses and 2 cache accesses. At the end, the table below shows the totals for memory and cache accesses. The example also assumes that the access time to main memory is *10t* and that of cache is *1t*. The execution time for each pass, ignoring the time taken by the processor between memory cycles, is calculated in the right column.

1st iteration	4 memory accesses	$(10t \times 4) = 40t$	
2nd iteration	2 memory accesses, 2 cache accesses	$(2t \times 2) + (2t \times 2) = 22t$	Total execution time: 75t
3rd iteration	1 memory access, 3 cache accesses	$(10t \times 1) + (1t \times 3) = 13t$	

- (a) [6] Repeat the process above using separate instruction and data caches, each of the same size as the previous one. There is no need to show every step with explanation as above, only:
 - A diagram of the cache after each iteration is completed.
 - A summary of the memory and cache accesses after each iteration is completed.
 - A final table showing the total speed of execution.
 - A final comment on whether separate caches appear to speed up execution.

lame: ID VOO

Provide answers by filling in the tables below.

A C.	4 .	• .	. •
After	Let	1fers	ation
ΔHU	101	11016	шоп

After 2nd iteration

After 3rd iteration

	STR. CHE		ATA CHE		STR. CHE			ATA CHE			STR.				ATA CHE
cache line	16 bit content	cache line	16 bit content	cache line	16 bit content		cache line	16 bit content		cache line		bit tent		cache line	16 bit content
0		0		0			0			0				0	
2		2		2			2			2				2	
4		4		4			4			4				4	
6		6		6			6			6				6	
	Memory	accesses	=		Memory	ac	cesses	=			Meı	nory	ac	cesses	=
Ite	erations		То	tal acces	ses		To	otal time	pe	r iterat	ion				
1st iter	ration											Tota	1 ε	executi	011
2nd ite	eration											time			
3rd ite	ration														

(b) [2] A second possibility is to assume that the cache is used only to store instructions. Data operands are fetched directly from the main memory and not copied into the cache. *It appears that this choice yields faster execution.* Verify this claim and give reasons why this choice lead to faster execution than when both instructions and data are written into the *same* cache?

Question 10: [10 marks]

As discussed in the class for memory hierarchy to work correctly, the main memory is mapped on to the cache memory. Some of the mapping techniques are direct, fully associative and set associative. The key design parameters are: sizes of main and cache memory, lines (blocks) in the cache, blocks in the main memory and mapping function. For this question let us assume that the size of the main memory is 16Mbytes, the size of the cache is 16Kbytes and the size of the block is 32 bytes and the CPU is operating at 16MHz.

- a) [1] How many address bits (lines) are needed for the main memory?
- b) [1] How many blocks of main memory are there? How many bits are needed to identify these blocks?
- c) [1] How many cache lines (slots, blocks) are there and how many bits are needed to identify these?

 e) [1] How many tag bits are needed if the memory uses fully-associative cache? f) [1] How many tag bits are needed if the memory uses a two-way (set size of 2) set-associative cache? g) [1] How many tag bits are needed if the memory uses a 4-way set-associative cache wi a set size of 4?
associative cache? g) [1] How many tag bits are needed if the memory uses a 4-way set-associative cache wi a set size of 4?
a set size of 4?
1) [1] [1]
h) [1] Let us assume that the cache hit rate is 90%, cache access time is 1 cycle and miss penalty is 16 cycles. What is the average memory access time of the CPU?
i) [1] What is the speed-up achieved with the above parameters?
j) [1] What is the speed-up if cache hits ratio changes to 50%?

Assignment 4: Part 2 - Programming

Objective

> Gain confidence with "C" programming for the AVR.

In the last lab you will use the C programming language to write code for the AVR 2560. You can reuse the code from the lab in this assignment. Your program should be written in C and perform the steps described in Part I of Assignment 3.