

Automatic Implementation of Secure Silicon (AISS)

Minimally-Configured Security Engine (100K Configuration)

University of Florida

© 2024 University of Florida

Release 1.2
June 11, 2024

Acknowledgements

... *To be written* ...

Contents

1	Introduction and Simulation Top-level	1
1.1	Introduction	1
1.2	Common Directory Organization	1
1.3	Simulation and Synthesis	3
1.3.1	MCSE RTL Simulation	3
1.3.2	MCSE Synthesis on GlobalFoundries GF12LPP	3
2	MCSE Architecture	4
2.1	High-level Architecture	4
2.2	IO Pin Mapping	5
2.2.1	MCSE/TA2 Boot Interface Pin Mapping	5
2.2.2	MCSE/TA2 Bus Interface Pin Mapping	5
2.2.3	VimSCAN Pin Mapping.	5
2.3	MCSE Boot Control Sequence	5
2.3.1	High-Level MCSE Lifecycle Functionality	6
3	Supply-Chain Assets	8
4	Lifecycle Management	10
4.1	Manufacture and Test	11
4.2	Packaging/OEM	11
4.3	Deployment	12
4.4	Recall	13
4.5	End-of-Life	14
5	Authentication Protocols	15
5.1	ChipID Authentication	15
5.2	Lifecycle Transition and Authentication	16
6	Scan Protection	18
6.1	Scan Protection based on Vim-Scan Technique	18

Chapter 1

Introduction and Simulation Top-level

1.1 Introduction

Purpose of this document/target audience(s)

This document¹ is intended for people trying to use the AISS configuration of the Minimally-Configured Security Engine (MCSE), and for people trying to understand the architecture and security primitives integrated with MCSE for providing security assurance as per the AISS Phase III program goals and metrics. It is intended to provide top-level context for the code and code structure so that you can navigate the directories, read the code, and/or understand how to use this MCSE configuration.

This document does not attempt to do a detailed code explanation of the MCSE code in the repository. Rather, this document is only meant to provide you with high-level context and structure so that you can, on your own, easily navigate through the directories and files.


1.2 Common Directory Organization

The MCSE repository is organized as per the following structure:

- The directory `source_RTL/` contains `mcse` (in file `mcse_top.sv`) and everything inside it, including the boot control, cryptographic blocks (SHA 256 and Camellia 256), PUF Control Module, scan protection, lifecycle management module, and all the required interfaces for integration with the TA2 SoC.
- The directory `tb/` contains top-level testbench `mcse_top_tb.sv` and other verification collateral, makefiles, etc.
- The `synthesis/` contains copies of a few Verilog library files (LEDA) used by MCSE and can be treated as black boxes. It also contains the synthesis scripts for the GF12 library.

¹This document should be considered living, where updates and revisions are expected.

Some Important RTL Source Code Hierarchy and Description



1. **mcse_top.sv:** This is the top module for MCSE. The I/O contains the gpio_out, gpio_in, system-side AHB requester ports, and abstracted ports for lifecycle authentication and transitions which will later be done through the Scan chain TAP ports. This module instantiates the minimum security module and the MCSE control unit.
2. **min_security_module.sv:** This contains the cryptographic accelerators (SHA-256 and CAM-256) for hashing and encryption/decryption. The GPIO module and PCM are instantiated here as well. This also houses the AHB-lite bus interface and translation unit.
3. **lifecycle_protection.sv:** This is the life-cycle protection module that holds the life-cycle state and handles requests for life-cycle transitions. This module also instantiates the memory in `lc_memory.sv` (modeled as a read-only register file) which contains one of the assets from 2048 bits assets-the keys to transition the life-cycle state for each life-cycle.
4. **secure_memory.sv:** This instantiates the secure memory modeled as a read-and-write register file. This memory will house most of the 2048 asset bits: life-cycle authentication keys, secure communication keys etc..
5. **secure_boot_control.sv:** This instantiates the secure boot control module which is the core of MCSE. This module is responsible for controlling all other modules in MCSE. Will handle the control flow for handshaking with TA2 (TA2 SoC reset, TA2 system bus wakeup, TA2 normal operations release), life-cycle authentication and transition, and AHB-lite bus interface control.
6. **scan_protection.sv:** This is the scan protection module that holds the asset-scan protection key and works as a protection layer for the scan chain.

1.3 Simulation and Synthesis

1.3.1 MCSE RTL Simulation

The current flow used Synopsys VCS in the AISS Cloud for all simulation experiments.

The pre-synthesis testbench is `mcse_top_tb.sv`. To run it, use the command below (currently has to be run in the `source_RTL/` directory.)

```
$ make MCSEtest
```

1.3.2 MCSE Synthesis on GlobalFoundries GF12LPP

The current flow used Synopsys Design Compiler in the AISS Cloud for all synthesis experiments.

For synthesis, the `compiledc.tcl` file is used, and a gate-level netlist file `mcse_netlist.v` is produced. Run the command below:

```
$ make synthesis
```

Simulation and Synthesis Source File Description

- **mcse_top_tb.sv** is the pre-synthesis testbench. This simulation covers the first boot and subsequent boot functionality for each lifecycle state with descriptive output messages. Each task serves to test MCSE life-cycle-specific functionality in a modular fashion. It is a behavioral simulation and walks through each life-cycle sequentially as if to cover all functionality throughout the chip's life.
- **Makefile:** will clean the work and build environments for simulation and synthesis. All previously generated temporary files are removed such that any new run of simulation or synthesis is clean. Please refer above for the proper commands to execute each simulation and synthesis of MCSE.
- **compiledc-GF12.tcl:** is the Synopsys Design Compiler script to synthesize MCSE. The script allows DC to perform heavy optimizations to help reduce gate count. Once synthesis is finished, the script will display the netlist area, hierarchy, and references, and then output the gate-level netlist to a Verilog file which can then be used in post-synthesis simulation.

Chapter 2

MCSE Architecture

2.1 High-level Architecture

The MCSE architecture (Fig. 2.1) configuration in this document complies with the DARPA metrics for AISS Phase III. To meet the gate count constraint, the configuration shown here is kept at a minimum, and comprises the following:

- **Secure boot control and boot interface:** This module acts as the “security-brain” of the MCSE and controls all operations during boot and all security countermeasure enforcement in the SoC.
- **Lifecycle Management Module:** This module is responsible for end-to-end lifecycle management of the device from fabrication to end-of-life. It ensures differential access to assets, privilege levels, etc. based on the lifecycle of the device.
- **Scan Protection Module:** This ensures that the scan-chain is protected from unauthorized access.
- **Crypto Modules:** These modules¹ comprise a SHA-256 and a Camellia-256 block cipher to enable crypto operations within MCSE, ensuring the security of assets when they are stored on-chip.
- **PUF Control Module (PCM):** The PCM carries out error correction on the MeLPUF signatures generated from all the MeLPUF instances in both the MCSE and the TA2 SoC.

Security primitives are embedded throughout the MCSE architecture based on the threat model of the AISS program. MCSE enforces security via control and coordination of countermeasures using the architectural components highlighted above.

The interfaces provided with MCSE include:

- Boot interface using GPIO (Table 2.1)
- AMBA AHB-Lite bus interface (Table 2.2)
- VimScan access ports interface (Table 2.3)

¹Both the SHA-256 and the Camellia-256 contain 256-bit MeLPUF instances to generate the MCSE Si ID.




Figure 2.1: MCSE Architecture for AISS Phase III.

2.2 IO Pin Mapping

2.2.1 MCSE/TA2 Boot Interface Pin Mapping

GPIO Pin	Direction	Functionality	GPIO Pin	Direction	Functionality
0	Output	Reset TA2 SoC	1	Input	TA2 Reset ACK
2	Output	Halt TA2 SoC	3	Input	TA2 Halt ACK
4	Output	Normal Operation Release	5	Input	TA2 Norm. Op. ACK
6	Output	TA2 Bus Wakeup	7	Input	TA2 Bus Wakeup ACK

Table 2.1: MCSE/TA2 Boot Control Interface Pin Mapping (each pin is 1 bit wide).

2.2.2 MCSE/TA2 Bus Interface Pin Mapping

The Bus Interface Pin Mapping is provided in Table 2.2.

2.2.3 VimSCAN Pin Mapping.

The VimSCAN IO Pin Mapping is provided in Table 2.3.

2.3 MCSE Boot Control Sequence

For this instance of MCSE for supply-chain, the boot control consists of a 4-stage sequence between itself and the TA2 SoC, as shown in Fig. 2.2. This boot control design standardizes

IO Name	Width	Direction
Lhrdata	1-bit	Input
Lhready	1-bit	Input
Lhresp	1-bit	Input
Lhreadyout	32-bit	Input
O_haddr	1-bit	Output
O_hburst	1-bit	Output
O_hmastlock	1-bit	Output
O_hprot	1-bit	Output
O_hnonsec	1-bit	Output
O_hsize	1-bit	Output
O_htrans	1-bit	Output
O_hwdata	1-bit	Output
O_hwrite	1-bit	Output

Table 2.2: AHB-Lite Bus Interface Pin Mapping (see protocol specification [here](#)).

IO Name	Width	Direction	Functionality
scan_key	64-bit	Input	Serial input to VimSCAN to unlock scan
scan_unlock	1-bit	Output	Output from VimSCAN for scan unlock status

Table 2.3: VimSCAN Interface Pin Mapping.

the interaction between MCSE and the TA2, which divides their responsibility during system boot. While MCSE is responsible for *only* the security aspect, the TA2 is responsible for the SoC wake-up and boot. – However, MCSE controls the initiation of TA2 system boot after successfully booting up its security subsystem, as shown in Fig. 2.2.

2.3.1 High-Level MCSE Lifecycle Functionality

- **Manufacture and Test Lifecycle**

MCSE Initialization→Reset TA2→Golden ChipID Generation*²→Update Lifecycle→
→Transition Lifecycle

- **Packaging and OEM Lifecycle**

MCSE Initialization→Reset TA2 SoC→Lifecycle Auth.*→Challenge Chip ID Generation* →Chip ID Authentication*→Normal Operation Release to TA2 →Update Lifecycle→Scan Control³ →Transition Lifecycle

- **Deployment Lifecycle**

MCSE Initialization→Reset TA2 SoC→Lifecycle Auth.*→Challenge Chip ID Generation* →Chip ID Authentication*→Normal Operation Release to TA2→Update Lifecycle →Transition Lifecycle

²All operations marked * are only performed at the first boot of each lifecycle.

³Scan can be unlocked with appropriate key if needed




Figure 2.2: Boot interaction flow diagram between MCSE and TA2 SoC via the Boot Control Interface for a Supply-chain use-case. Only communication between MCSE and TA2 is shown.

- **Recall Lifecycle**

MCSE Initialization → Reset TA2 SoC → Lifecycle Auth.* → Challenge Chip ID Generation* → Chip ID Authentication* → Purge Process → Update Lifecycle → Transition Lifecycle

- **End-of-Life Lifecycle**

MCSE Initialization → Reset TA2 SoC → Lifecycle Auth.* → Truncated Boot Sequence

MCSE provides architectural features to simplify the overall boot process (shown in Fig. 2.2) by decoupling the actions of the TA2 CPU to wake up different system components from the security-related actions such as unlocking and authentication of the constituent IPs. A key requirement in enforcing security at boot is to enable a secure transfer of data (assets including PUF signatures, watermarks, cryptographic keys, etc.) from the TA2 to MCSE. An interesting conundrum for boot is the retrieval of data from the TA2 to MCSE. Since the main system bus is inactive in the first phase of boot, MCSE issues an interrupt⁴ using the **Boot Control Interface**, to the TA2 for initialization and system bus wake-up. This is followed by an acknowledgment from the TA2 to MCSE indicating successful Phase 2 operations. At this stage of the boot, the system bus is active and security can be enforced. Security countermeasures can be executed in chaining or independent of preceding countermeasures, contingent upon the nature of the countermeasures or the devised mitigation strategy. After all successful countermeasure executions, MCSE relinquishes system access to TA2 via an interrupt, after which the SoC can initiate system operation and launch applications.

Note: We briefly explain the security functionalities like the authentication protocols, lifecycle transitions, etc. in subsequent chapters in this document.

⁴All interrupts are issued using the **Boot Control Interface**, and their pin mappings and functionalities are provided in Table 2.1.

Chapter 3

Supply-Chain Assets

MCSE uses specific classes of assets for the mitigation of threats defined in the AISS threat model. The exhaustive asset class and description is as follows:

MCSE ID: 256 bits

1. This is the MCSE ID derived from MeLPUF instances inside the Camellia 256 and SHA 256 blocks in the MCSE.
2. Corresponding threat vectors include:
 - Device counterfeiting and over-manufacturing
 - Device reuse and tracking

Ownership Authentication Key: 512 bits

1. MCSE uses this Current owner signature/Ownership Authentication key to verify whether a party is authorized to boot in current lifecycle.
2. MCSE performs authentication of this asset as the first operation of secure boot routine.
3. Corresponding threat vectors include:
 - Unauthorized access to on-chip assets

Lifecycle Transition Key: 512 bits

1. MCSE uses this Lifecycle Transition ID to verify whether a party is authorized to transition the device into the next lifecycle.
2. Corresponding threat vectors include:
 - Unauthorized lifecycle transition.

Secure Communication Key: 256 bits

1. MCSE uses this key for encryption to protect all assets and data transfer outside its boundary to ensure the confidentiality of the asset.
2. Corresponding threat vectors include:
 - Asset leakage
 - Improper provisioning

Scan Protection Key: 512 bits

1. MCSE uses a key to protect scan access from unauthorized parties (see Chapter 6 for Scan protection).
2. The Scan protection is built on the low-overhead scan-protection VimScan¹ architecture.
3. Corresponding threat vectors include:
 - Scan-based controllability attacks
 - Scan-based observability attacks

The total asset size of the MCSE platform for Phase III is 2048 bits.

¹Vim-Scan: A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips, [see here](#).

Chapter 4

Lifecycle Management

The SoC transitions through various pre-designated lifecycles throughout its lifespan, starting from the time it was fabricated onto a die to the time when the chip is decommissioned from operation. There are many ways to map the lifecycles to different parties depending on the scenario. One example mapping to consider is an Original Equipment Manufacturer (OEM) buying parts straight from a manufacturer, integrating them into a single system, and then leasing the system to end users. The reasoning behind the choice of specific lifecycles is informed by expected state transitions which include the following activities:

- Secure provisioning of identities (IDs).
- Attestation of system hardware and software integrity.
- Update of IDs
- Mutual authentication of components within a system or a package
- Supply chain tracking including device dis-enrollment, and optionally re-enrollment.

Each lifecycle has its own set of security and non-security operations, data (including assets) generation, movement, and processing which enable the security primitives to be imposed by MCSE. This document goes into detail about what such operations are and how these




Figure 4.1: SoC Lifecycle and Transition Control Sequence




Figure 4.2: Life-cycle management using MCSE's boot control sequence.

operations are orchestrated. Lifecycle state transitions (Fig. 4.1) are possible only when the authorized entity is requesting a transition, and the requested transition has to be a valid transition. The flow of operations in each lifecycle is described in Fig. 4.2.

4.1 Manufacture and Test

This lifecycle represents the steps between when chips are fabricated, tested, and accepted (manufactured) and when chips receive their first set of unique identifiers (ChipID). Within AISS, this step is assumed trusted¹. For minimal security, a device ID (ChipID) that uniquely identifies the specific device is expected. During this step, ChipID is generated and registered. After successful registration of the ChipID, other assets such as the lifecycle state, PUF CRPs, communication keys, and other relevant assets are registered with the AMI (supply chain tracking database).

Location, Control, and Assets

Relevant information during this lifecycle includes the following:

- Location of the chip: Testing Facility
- Entity in control of the chip: HSM
- Assets²: ChipID, Communication Key, currOwnerID, Manufacturer ID, Scan Protection Key (see Table 4.1).

4.2 Packaging/OEM

Chips may be integrated after fabrication/testing as an SoC or system in a package. The transition from provisioned to integrated is to establish a unique integrated identity. This

¹ChipID and other assets in this lifecycle require the assistance of a Hardware Security Module (HSM) and MCSE, which mediates the interaction between AMI and MCSE for registration. We assume the presence of such an intermediary during operation.

²Each asset except the communication key and scan protection key is encrypted before on-chip storage.

Asset	Access Level	Storage (on-chip)
ChipID	Read-only	Yes
Communication Key	Read-only	Yes
currOwnerID	Read-only	Yes
Scan Protection Key	Read-only	Yes
Lifecycle State	Read/Write	Yes

Table 4.1: Asset Permission Levels and Storage in the Manufacture and Test Lifecycle.

might include the ability to store additional assets (such as IDs, firmware signatures, etc.). Furthermore, at the minimum, an algorithm for mutual authentication between the chip and system integrator as well as between chips must also be included. This is included as part of the MCSE. In this lifecycle, the only communication that happens between MCSE and the TA2 platform is the handshake.

Location, Control, and Assets

Relevant information during this lifecycle includes the following:

- Location of the chip: Packaging/OEM
- Entity in control of the chip: OEM
- Assets: ChipID, Communication Key, currOwnerID, Scan Protection Key (see Table 4.2)

Asset	Access Level	Storage (on-chip)
ChipID	Read-only	Yes
Communication Key	Read-only	Yes
currOwnerID	Read-only	Yes
Scan Protection Key	Read-only	Yes

Table 4.2: Asset Permission Levels and Storage in the Packaging/OEM Lifecycle.

4.3 Deployment

Location, Control, and Assets

Relevant information during this lifecycle includes the following:

- Location of the chip: In-field
- Entity in control of the chip: End user
- Assets: ChipID, Communication Key, currOwnerID (see Table 4.3)

Asset	Access Level	Storage (on-chip)
ChipID	Read-only	Yes
Communication Key	Read-only	Yes
currOwnerID	Read-only	Yes

Table 4.3: Asset Permission Levels and Storage in the Deployment Lifecycle.

4.4 Recall

The core idea is to ensure that the only long-term end-user changes to the chip or device are 1) physical changes due to use and 2) manufacturer or integrator firmware upgrades. Before any operations are performed during the recall lifecycle, it is critical to note that the device transitions from deployment to recall under the control of the OEM. Hence, it is crucial to purge any end-user assets, firmware, and application code from the device to avoid unauthorized user data asset access requests.

At this stage, the OEM can decide on whether to re-enroll the device or decommission the device entirely. Some use cases may allow a device to re-enter the supply chain after dis-enrollment, for example through authorized device recycling or refurbishment channels. In these cases, steps for the **OEM Lifecycle** are repeated. After a device is disenrolled, it might also get disposed of. Disposal ensures that all data, whether it is from the manufacturer, integrator, or end-user is removed from the device. It is important to note that this transition might be skipped entirely. For example, a smartphone could be run over by a bus, which means it is effectively **disposed of** despite not going through the transitions. Similar to how the failed update transition is not depicted in the diagram, this (and others) are not depicted but still should be considered.

Location, Control, and Assets

Relevant information during this lifecycle includes the following:

- Location of the chip: OEM
- Entity in control of the chip: OEM
- Assets: ChipID, Communication Key, currOwnerID (see Table 4.4)

Asset	Access Level	Storage (on-chip)
ChipID	Read-only	Yes
Communication Key	Read-only	Yes
currOwnerID	Read-only	Yes

Table 4.4: Asset Permission Levels and Storage in the Recall Lifecycle.

4.5 End-of-Life

In this lifecycle, no operations are allowed to happen. Once the OEM transitions the device lifecycle to **end-of-life**, all assets including the ChipID, communication keys, IPIDs, etc. are erased from the MCSE secure memory, and the device enters a truncated boot sequence. A device in this lifecycle is considered dead and all data (and metadata) associated with it are erased.

Chapter 5

Authentication Protocols

MCSE uses multiple authentication checks to authenticate various components and aspects of the SoC. These include:

- ChipID Authentication
- Lifecycle Authentication and Transition

To carry out the ChipID authentication checks, MCSE uses signatures derived from MeLPUF¹.

MeLPUF exploits the observation that every chip die has a unique doping density and these variations at the sub-micron level result in different capacitance values in the uninitialized bi-stable memory cells. The variations result in the extracted value from these being either 1 or 0. By integrating the cells in specific IPs/regions of the SoC, MeLPUF can generate a unique, unclonable ID for the IP which can act as a watermark; furthermore, by distributing MeLPUF cells across multiple IPs in the SoC, it is possible to collect a signature of the entire SoC that can act as a ChipID. Each MeLPUF bit incurs an overhead of 6 NAND gates.

5.1 ChipID Authentication

ChipID used in MCSE is a 256-bit asset, comprising of MCSE Si ID. The MCSE Si ID is generated by xoring the MeLPUF signatures of the SHA-256 and the Camellia-256 inside MCSE.

ChipID Generation: The ChipID is created using the following sequence:

$$\text{ChipID} = \text{MCSE Si ID}$$

Authentication

At first power-on in each lifecycle, MCSE verifies the SoC by authenticating the ChipID. To verify the ChipID, the following sequence of steps is followed:

¹MeLPUF: Memory-in-Logic PUF Structures for Low-Overhead IC Authentication, [see here](#).

- MCSE first computes the MCSE Si ID.
- Then, MCSE compares these challenge-response pairs to the golden value of ChipID and depending on the outcome, determines the authenticity of the SoC.
- If the authentication is successful, MCSE schedules the next sequence of operations (see Fig. 4.2).

5.2 Lifecycle Transition and Authentication

Lifecycle management in MCSE enables differential access to certain assets stored in the secure on-chip memory (see Chapter 3). As such, MCSE protects lifecycle transitions using certain identifiers to allow only valid parties to transition to authorized and permittable lifecycles. MCSE uses two identifiers, `currOwnerID` and `TransitionID`.

- `currOwnerID`: Identifies whether a party is authorized to boot into the current lifecycle state of the device (see Table 5.2 and Algorithm 2).
- `TransitionID`: Identifies whether a party is authorized to transition the device into the next lifecycle (see Table 5.1 and Algorithms 1).

Lifecycle	TransitionID (512 bits)
Manufacture & Test	2{h33a344a35afd82155e5a6ef2d092085d704dc70561dde45d27962d79ea56a24a}
Packaging & OEM	2{h988b6a57b75f5696f01b8207b1c99bc888b4a2421a0ab4b29bd302f5b8a93348}
Deployment	2{h4893565d146d9fa19dc850e0c409b2a62ec5cb53eea4d4719c93a882f988284e}
Recall	2{hcabc36e4f52fcd1a8b62d82d975e4c8595da7f6df52e2143174c3dc8b3870e03}
End-of-Life	2{hc3e0fed656de0ab97d4c2e2f8798ff16c8c4ac54192046fc72debd8e4fd801e5}

Table 5.1: `TransitionID` for Different Lifecycles.

Lifecycle	currOwnerID (512 bits)
Manufacture & Test	2{h431909d9da263164ab4d39614e0c50a32774a49b3390a53ffa63e8d74b8e7c0b}
Packaging & OEM	2{h8e30701845bea3e44d0aed1ba6d4893a0de91fea6f42571d3714a3c6daa39978}
Deployment	2{hd995f5ddfb1625e3a33b0ee123b6672f35df88d6652eaec51d26f3a50b030ad8}
Recall	2{hdf0f326b1bf6611d944491d7a0618af56ac57e391ba38425f9f33cafdd7439a9}

Table 5.2: `currOwnerID` for Different Lifecycles.

Algorithm 1 Lifecycle Transition Algorithm

Input: Transition ID (TID), Transition Request \mathcal{R} **Output:** Result (true or false)

▷ Not visible externally

```

1: procedure TRANSITIONLIFECYCLE(TID,  $\mathcal{R}$ )
2:   if lifecycleMem.next[TID.value] == TID and  $\mathcal{R}$  then
3:     lifecycleSTS  $\leftarrow$  lifecycleMem.next[TID.lc]           ▷ Transition to lifecycle
4:     return true
5:   else
6:     lifecycleSTS  $\leftarrow$  lifecycleMem.curr[currOwnerID.lc]
7:     return false
8:   end if
9:   //Execute re-boot sequence in lifecycleSTS                 ▷ Re-boot in current lifecycle
10: end procedure

```

Algorithm 2 Lifecycle Authentication Algorithm

Input: currOwnerID (CID), Boot Request \mathcal{B} **Output:** Result (true or false)

```

1: procedure LCAUTHATBOOT(CID,  $\mathcal{B}$ )
2:   initialize MCSE                                           ▷ Power on and de-assert reset
3:   if lcAuth.ID[value] == CID and  $\mathcal{B}$  then
4:     //Execute ChipID Authentication Routine                 ▷ Authenticates ChipID
5:     return true
6:   else
7:     lifecycleSTS  $\leftarrow$  lifecycleMem.prev[currOwnerID.lc] ▷ Boot in previous lifecycle
8:     return false
9:   end if
10:  AssetAccessPolicy(lifecycleSTS)                         ▷ Enables differential access of assets
11: end procedure

```

Chapter 6

Scan Protection

6.1 Scan Protection based on Vim-Scan Technique

The VIM - Scan¹ Protection technique is a simple, low-overhead scan protection mechanism. After an RTL design has been synthesized to a gate-level netlist, a designer may replace all of the design flops with scan flops to enhance the design's testability and observability. To ensure the security of such a scan mechanism, it is essential that only authorized entities are able to observe the internal states of the design. This security can be achieved by locking the scan chain and making it functional only when a set of keys is provided to unlock the system.

The scan protection FSM contains a set of pre-decided unlocking keys. It compares these keys with the user-provided keys each clock cycle. When the user provides a correct key, the FSM increases an internal counter and waits for the next correct key. Once the user has provided all of the correct keys and the counter reaches the value of **n** (the number of golden keys), the FSM changes the status of the Unlocking status output to **Unlocked**; by default, this status is **Locked**. When the FSM status is **Locked**, the scan chain is non-functional and the output at the scan out port is either 0 or a don't-care value. Conversely, when the FSM status is **Unlocked**, the scan chain becomes operational.

¹Vim-Scan: A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips, [see here](#).

Algorithm 3 Scan Protection Algorithm

Input: Unlocking Key (\mathcal{K})

Output: Unlocking Status \leftarrow {Locked, Unlocked}

```

1: procedure SCANPROTECTION( $\mathcal{K}$ )
2:   Unlocking Status  $\leftarrow$  Locked
3:   Number of Keys  $\leftarrow \mathcal{N}$ 
4:   Scan Protection Key Repository  $\leftarrow \mathcal{K}_{\mathcal{N}}$ 
5:   // Begin Scan Unlocking
6:   Count  $\leftarrow 0$ 
7:   forever begin
8:     if ( $\mathcal{K} == \mathcal{K}_{\mathcal{N}}$ ) then
9:       if (Count  $< \mathcal{N}$ ) then
10:        Count = Count + 1
11:       else(Count  $> \mathcal{N}$ )
12:        // Scan unlock successful
13:        Unlocking Status  $\leftarrow$  Unlocked
14:       end if
15:     else
16:       // Scan unlock failed
17:       Unlocking Status  $\leftarrow$  Locked
18:     end if
19: end procedure

```
