
	, i	
Blue Gene/L	,	
where weed = 770 MHz		h See
n) prote of dual cost nodes = 65536 = 216		
y Each wode hers.		•
4 32K LI instructions		
Jata caches		
Is double thurmer optimized that no	units	
12 4 MB sequentially consistent shar	ted on thip sh	raved (13) cache
12 4 MB sequentially consistent share 6 Bidirectional ports to a [3D] +	orus interconv	nect 44MB
to a colle	efine netwood	
13 A ports to barrier/intermpt (allei Allen de barrier)	network	amous
and communication countries	2000	0
moveysors/nodes are - torus interesm	neut	
- Collective n	etwork	
[seared 13 caellel memory] - barrier/intern	yst network	
Ez profetch snoop kuffer	* .	
L1-1 [L1-D		
Power PC		
Rouble termper tpu		
		Barrier
Tours Collective Inter	connect	Network
NIW SU		9
interconnect	ing sa	

18 lue Gene /L. - Super Computer.




Barrier network

* common were connectly all nodes

* for interrupts, barrier eynchronization can be done.

* 1.5 Ms.

3D torus.



x is a mesh withints edges wrapped around.

* connected to 6 nearest neighbor nodes.

* of onodes are not directly connected, data is nouted through the edges

* each edge is wrapped around the node * 6.4 us

x has a eith metic capabilities,

* Global operations

(SUM, MAX, MIN, OR, AND, XOR)

* supports broadcast, simplifying One-to-all communication.

10 les. total.

- 1) What is parallel computing & differences over seguent and distributed. * The goal of parallel computing has traditionally been to provide performance either in professor terms of processor power or memory; that a single processor cannot provide; thus, the goal is to use multiple processors to solve a single problem. * Farallel vs sequential Computing -> Parallel computing involves concurrent computation/simultaneous execution of process ess/threads at the same time. Sequential Computing involves a consequtive & ordered execution of processes one after the other. In parallel computing, multiple processes execute at the same time. In seq. comp, computation is modeled after problems with a Chronological sequence of events.

 -> In parallel comp, while processes might execute concurrently, yet

 sub-processes/threads communicate and exchange signals

 during execution. In seq. comp, the program executes a process which in turn waits for user input, then another process is executed that processes a seturn according to user input creating a series of * Parallel us Distributed Computing -many apr, are parformed simultaneously syx. components are located at diff. locations. → multiple computers perform mulo opr. -> single computer required -> multiple processors prestorm mul. opr.
- → It may have shared/distributed mem. → It has only distributed memory

 → Processors communicate with → computers communicate through

 each other through bus.

 message passing
- improves system performance improves system scalability, fault tolerance & resource sharing capabilities

Explain Symmetrie Multi Processor Architecture -> SMP are parallel computers in which all processors access a single logical memory. to a portion of the memory -> to rachieve consistent memory view, the processors are connected at a common point (memory bus) where each procursor can snoop on the men memory reference activity. -> The common connection point, but, is a potential bottleneck as one memory operation takes place at a time. The serial use of the bus limits the no. of processors that can be small. connected in this way, which implies that SMP's are small and have less than 20 connections. -> Enough L2 caching helps reduce congestion on the bus. -> SMP's achieve high performance by 2 ways: 1. they tend to be fast as they are small & clustered near the bus 2. they tend to use shared resources of the bus efficietly by using sophisticated caching protocols. MEMORY Cache Cache Cache Cache L2 L2 12 Cache Cache 12 Cache cache L1-1 L1-D L1-I | L1-D L1-1 L1-D Processor L1-7 | L1-D Processor Processor P3. Process 08 P2

(6) Describe 6 parallel Computers
Refer notes. 7 Various Solutions to Counting 3's. Try? int + array, hen, count; int count 3sC) ¿ int i; counte0; (clen; i++) y (array[i] = = 3)
count ++; return count; Toy? Mudex

-> lock a muter before incrementing count & unlock the mutex after incrementing. -> Solution is slower than the sequential code muter m; void count3s_thread (int id) & int thread-len = len/t; int start = id * thread-lens for (iz start; ic start + thread len; i++) if (array (i] = = 3) { muten_toæk (m); count ++ 3 muter-unlock (m); - reduce the no. of critical sections (only 2 per thread) introduce private count & enter into global count at the end of using muter. -> time taken slightly more than serial program.

```
aixate 600
private .. Count [Max Threads];
muter m3
 void count = 3s_thread (int id)
 & int thread_len = len/t;
   int start = id * thread len;
   for ( i = start; i < start + thread-len; i++)
       if (array(1] ==3)
            private _count [id] ++;
     muter-lock (m);
    count + = private_count [id];
    muter unlock (m);
     * shared L2 cashe (Po & P2)
      * L2 connected to RAM [no L3 cache]
      * add that padding [60]
 struct padded int
 e int val
   char pad [60];
 I private _count [Man_Threads];
  void count 3s_thread (entid)
     muter-lock (m);
     count + = private_count[id] = val;
    mutex_curlock(m);
```

(8) Goals of Parallel Programming There are 2 main goals of parallel programming: 1. Scalability --> as the no. of parallel processors increases, physical constraints force design changes that impact program's performance -> well written parallel programs can emplost the fast components and avoid overning the slow components of a parallel computer. 2. <u>Performance</u> Portability--> classes of parallel computers -1. shared memory -> multicore processors. 2. shared address space -> supercomp iters 3. separately add ressed memories -> clusters -> some portability problem by setting high level of abstraction that none of the differences are visible, then a compiler will map the high tevel specification to the platform. -> programs written to port on all classes of computers must be robust to différences in memory structure

- * Sources of Overhead
- Communication (among threads & processes) Synchronization (between threads.)
- (Homesus more memon) Computation (entra; that are not region sequential)
- * Threads is the smallest sequence of programmed strature instructions that can be managed independently by a Scheduler.
- Each thread runs its own sequence of instructions
- * Race Condition occurs when two or more threads can access showed data and they try to change sit at the same time. The thread schaduling also, can swarp b/w threads at any the therefore, the result of the charge in data is dependent on thread scheduling also, i.e., both threads are racing to access / change the data.
- & Lock Contention occurs when one thread attempts to acquire The more of fine-grained the available locks, the less likely data elifects withhit the same coherence block (cache line memory parallel system make references to different a lock held by another process / thread 0 = page), thereby Enducing "unnecessary" coherence operations. one process thread will sequest a lock held by Sharing -Occurs when processors in a showed

Mutual Esta Exclusion [Mutex] - is a program eleject that threead of execution is alreading accessing critical section of execution never enters a resitical section while a concurrent prevents race condition. It is the requirement that one thousand

* Memory Reference Mechanisms

(2) Shaved memory -> supresents simple coherent memory image to anytigate threads non-local superences - difficult for programmes race cond" might said occur which leads to difficulty in debugging. programs by making it too easy to make

(2) (Ine sided communication -> synchronization protocols need to be implemented to protect critical variables to keep the memory coherent.

-> removes difficulty/need to implement complex cache coherent -> all threads can access all memory spaces but doesn't attempt communication operation can be initiated by only one

(3) Message Passing -> If the data not present in local memory, messages, are passed -> no support for should address space hence local memory we send 9 setnere to data. used for access

-> easier to debug. -> 2 sided mechanism.