

Soln:


For the RAM, it is mandatory to have A13 & A14 to be 00. Since 5 addresses one lines are don't cares, there are 32 different toor addresses with which each location can be accessed.

P1 A	Aig	117	ALG	Aus	414	A13	Ais	An	AID	Ago	18	A 2	AG	Ac	Ag	A7	A	A_{j}	10
X	X	×	X	X	0	0	Q	.0	0.	0	0	0	0	0	0	0	0	0	0.
X	×	×	X	X	0	0	1	Ī	1	1		1		١	1	1	1	. 1	1

For the EPROM, it is mandatory to have A 13 to Age to be 11. The address can vary as shown below. Since 5 lines are don't cares, there are 32 different addresses with which each location can be accessed.

	AM	Air	417	14	Au	44	An	A 12	4,,	An	Aq	A	17	Ac	As	Ag	A ₃	1/2-	1	A ₀
- Annual control page	X	X	X	X	Х	1	1	Ö	0	0	Q	0	0	0	0	0	0	0	0	q
	X	X	X	X	X	1	1	1	1			1	1	1		.		1	1	


Q.) Interrupt response of 8086. i) The sequence of steps:
i) The Mag tregister is pushed onto the
Stack. Stack The interrupt (lag is disabled (IF = 0) The trap flag () is () disabled (TP = 0) The CS register lis pushed on to the stock. The IP register is pushed on to the stack Control is transferred to the location in Which the Interrupt Service routine (ISR) is stored. This is far jump he program corresponding tol ISR executed. The last instruction in-ISP will be IRET. CS is popped of the stack. vii) The flag register is popped off the stack. Control is returned to the point at which it had left oft.



Q.	Find the a	ddress (in the	IVT) of the
	interrupt	vector of IN	IT 61h. Find the
	physical	address of -	the ISR corresponding
	to this	interrupt	if the vector is
	6F00:	9872.	
		1: 1	-/11-1 - OT : 1 - 1 - 1
<u> </u>	Type no	interrupt	= 61 M = 91 indecimal
	Address of	interrupt vecto	=61H = 97 indecimal or is 97x4=388=184H
	O		
,	The interre	upt vector is to	be stored in the
	IVI In lo	Cation 0000:	0184 on wards
	F TCD CC		<u></u>
- Control of the cont		value = OFO(
	11	Valle - 901	23
		•	
		OFH	
	0186H		1
	0/66/	984	
	0184H	72H	<u> </u>
	Oletti	[21]	
		·	

.

•



iii) INT2 (Non Maskable Interrupt): This Interrupt corresponds to the vector of the hardware interrupt NMI. Then an interrupt is received on the pin NMI of the processor, a type 2 interrupt occurs. INT 3 (BREAKPOINT Interrupt):

Breakpoint interrupt is useful for debugging. We need to set breakpoints

and thech of the contents of registers and memory after executing instructions upto the breakpoint. INT 4 (Overflow interrupt): This interrupt corresponds to the Overflow flag. If the overflow flag is set, this interrupt occurs, but no automatically. An instruction INTO segment which is likely to cause the overflow flag to be s MOV AL, NUMI ADD AL, NUM2 The state of the s INTO; interpret on overflow last line of this program segment can pass control to ISR written for INT3, if OF OF is Set. Otherwise INTO acts as a NOT.