

CIE TEST - (2)

MICROPROCESSORS

KS PAVAN KRISHNA.

10/9/20

C008- IS4S

IMS17ISO51

1. Ans

(a) Prerequisites for using string instructions:-

- \Rightarrow DS & ES are to be defined: Initializing and using these segment makes DS as the source and ES as the destination segment.

\Rightarrow SI and DI act as pointers: SI to point to DS & DI to point to ES, means SI should contain the address of the first location in the DS & DI should contain the address of the first location in ES.

\Rightarrow DF should be set/reset: Control flag called as direction flag, used exclusively for string operations. Purpose in string operation is, if flag is set, the pointers get automatically decremented, and if reset, the reverse occurs. So, during string instructions are used, DF should be set/reset depending on the direction.

\Rightarrow CX should act as a counter: CX should be loaded with the count of number of operations required.

To compare 2 strings the CMPS instruction is used.

The instruction is for string comparison, byte by byte or word by word as the case may be.

The conditional flags are modified according to the result of the comparison.

(2)

String comparison has to be accompanied by the use of the conditional ROP prefix.

Since string comparison checks only for equality, the zero flag is made use of automatically.

(Ans b.)


The action of separating address and data is called de-multiplexing

first step memory is placing the address on the address bus.


Next to appear on the data bus, means the bus must be made free to carry data. and for demultiplexing during the time that the address is in the address/data bus, it is to be latched on to a 'Latch IC' whose clock is

ALE signal supplied to 8086.

Signal ALE goes high & functions as a clock for a latch that is available throughout the bus cycle. Once the address is latched on to the latches, it can be removed from the AD lines, these lines then are free to carry data



The data sheet of this IC specifies that, all the 8 latches of this 74LS373 is D-type latch.



Here the $\overline{A\overline{E}}$ is connected to the G pin of the IC.
The \overline{OC} (Output Control) is grounded for normal operation.

Ans

for 2ms

MAIN: MOV R6, #20

LOOP: ACALL DELAY

DJNZ R6, LOOP

SJMP MAIN

DELAY: MOV TMOD, #00000001B

MOV TH0, #0FCH

MOV TLO, #018H

SETB TR0

HERE: JND TFO, HERE

CLR TR0

CLR TFO

RET

for 1ms.

MOV CX, N

HERE: NOP

LOOP HERE

2. Ans

(a) Intersegment far call

Direct far call is a far call which means that the destination address is in a different code segment.

This will be a 5 byte instruction, the first byte being the opcode, the second and third bytes being the new value of IP, and the fourth & 5th the new values of CS.

This is not a relative call when the procedure is called, the IP and CS values are replaced by the corresponding values in the call instruction.

The RET instruction.

The execution of RET causes the return addresses to be popped from the stack to IP or IP & CS.

When ever a procedure is defined, it is known whether it is a far or near procedure. From this, it is determined whether the stack has saved just the old ~~value~~ IP value or both IP and CS.

(Ans)

(b)

.MODEL SMALL
.DATA

TMPS DB 20 DUP(0)

MAX DB 80

.CODE

.STARTUP

MOV CX, 20

MOV BX, 0

MOV DX, ~~00000000~~ ABOOH

IN AL, DX

TAKE-IN: MOV TMP5[BX], AL
INC DX

; Transfer data into memory,
increment port address

INC BX

LOOP TAKE-IN

; repeat until CX=0.

MOV AH, MAX

MOV DX, ~~00000000~~ CDOSH

MOV AL, 01

MOV CX, 20

MOV BX, 0

AGAIN: CMP TMP5[BX], AH ; compare data ^{in memory} ~~with MAX~~ with MAX.
JA ALARM

OTHER: INC DX

INC BX

LOOP AGAIN

JMP EXIT

; jump to exit point

ALARM: OUT DX, AL

; output alarm data to port

JMP ~~OTHER~~ OTHER

EXIT:

. EXIT

END.