




III) With a pin configuration, explain the different opins of clock generator 1C8284A! CSYNC I 18 1 VCC PCLK 12 17 X1 AEN 13 16 1 X2 15 1 ASYNC RDY, C4 READY 5 14 DEF, 8284A RDY2 5 AEN2 7 CLKE 8 11 DRES GND 10 RESET Pin configuration. 8 the clock gen. 8284A

-



En The ALB ALE : one clock cycle, and on it's Hailing edge, the address information is latched and available at the output of the latcher M/To: .0 The M/ID signal is high from T. to Ta.

If it is 'D/O read', this signal
is low. DT/R is low from Tito To indicating that data that is to received by the processor (since it is read cycle) In T2, the RD signal is made low The line shown to the data bus is indicative of a cause-effect' relationship. Excel In Tr. DEN goes low to enable the data bus buffer point. vi) At the end of To, READY signal is sampled & if it is high, the bus cycle proceeds normally.

