Hex	Range	Opcode encoding	BYTE 2	BYTE 3	Description	Mnemonic	Usage	Microcode	ASM	Tested	
00	0	NA	NA	NA	Start reserved	NA	NA	~	\checkmark		
01	01	NA	NA	NA	Out signal on	ON	ON	✓	~		
02	02		NA		Out signal off	OFF	OFF	~	$\overline{}$	H	
	03		NA NA				-	<u></u>	V		
03					Halt	HALT	HALT				
04	04				Jump to subroutine	JSR	JSR XXXX	✓	~		
05	05	NA	NA	NA	Return from subroutine	RET	RET	\checkmark	\checkmark		
					Jump to subroutine using						
06	06	NA	LO nibble = src register		register	JSRUR	JSRVR Rn				???
07	07		LO nibble = src register	NA	Push Register to stack	PUSHR	PUSHR Rn	\checkmark			
08	08		LO nibble = src register	NA	Pop Register from stack	POPR		~			
09	09	NA	NA	NA	PUSH accumulator onto stack	PUSH	PUSH	\checkmark	~		
0A	0A		NA		POP stack into accumulator	POP	POP	~	$\overline{}$	$\overline{}$	
VA		IVA	IVA	IVA	Move accumulator into tmp	. 0.	101		-		
0B	0В	NA	NA	NΔ	register	MVAT	MVAT	\checkmark	~		
VD.	VD	INA	IVA	IVA.	-	WVAI	WVAI				
0C	0C	NA	NA	NΔ	Move tmp register into accumulator	MVTA	MVTA	\checkmark	\checkmark		
0D	0D					LDTI		\checkmark	~		
			operand		Load tmp register imm		LDTI XX				
0E	0E	NA	operand	NA	Load accumulator imm	LDAI	LDAI XX	✓	~		
			Hi nibble = src register,								
0F	0F	NA	LO nibble = dst register	NA	MOVE REG REG NOT DONE	MOVRR	MOVRR Rs,Rd				?? done no?
10	10-17	Bottom 3 bits = Reg	operand	NA	Load register low imm (byte)	MVIB	MVIB Rn, XX	~	~		
18	18-1F	Bottom 3 bits = Reg	operand	NA	Load register imm (word)	MVIW	MVIW Rn,XXXX	\checkmark	\checkmark		
					Move register low into						
20	20-27	Bottom 3 bits = Reg	NA	NA	accumulator	MVRLA	MVRLA Rn	\checkmark	~		
28		Bottom 3 bits = Reg	NA		Move register hi into accumulator		MVRHA Rn	✓	✓		
			· · · · · · · · · · · · · · · · · · ·		Move accumulator into register						
30	30-37	Bottom 3 bits = Reg	NA	NΔ	low	MVARL	MVARL Rn	\checkmark	~		
38		Bottom 3 bits = Reg	NA NA		Move accumulator and register hi		MVARH Rn	~	~		
		-									
40		Bottom 3 bits = Reg	NA		Load accumulator via register	LDAVR	LDAVR Rn	\checkmark	~		
48	48-4F	Bottom 3 bits = Reg	NA	NA	Store accumulator via register	STAVR	STAVR Rn	\checkmark	~		
50	50-57	Bottom 3 bits = Reg	NA	NA	Increment register	INCR	INCR Rn	✓	~		
58		Bottom 3 bits = Reg	NA		Decrement register	DECR	DECR Rn	~	~	$\overline{\Box}$	
		Bottom 4 bits =								_	
60	60-6F		NA	NΔ	Output accumulator	OUTA	OUTA IOADDR	\checkmark	~		
		Bottom 4 bits =						_		_	
70	70-7F		operand	NΔ	Output imm	OUTI	OUTI IOADDR, XX	~	~		
		Bottom 4 bits =	oporana		output mim		001110/12214,701	_			??? same as
80	80-8F		NA	NΔ	Output via reg	OUTVR	OUTVR IOADDR,Rn		\checkmark		ldavr , outa
	00-01	Bottom 4 bits =	IVA	1474	Output via rog	COTTR	OOT VICTOADDIC, ICIT				idavi , odta
90	90-9F		NA	NA	Input into accumulator	INP	INP IOADDR	\checkmark	~		
					•						
A0	A0			Lo Address Byte		BR	BR ADDR	<u> </u>	<u> </u>		
A1	A1	NA			Branch if accumulator is zero	BRZ	BRZ ADDR	\checkmark	~		
A2	A2	NA	Hi Address Byte	Lo Address Byte	Branch if accumulator is not zero	BRNZ	BRNZ ADDR	\checkmark	\checkmark		
A3	A3	NA	Hi Address Byte	Lo Address Byte	Branch if in line is hi	BRINH	BRINH ADDR	~	\checkmark		
A4	A4	NA			Branch if in line is low	BRINL	BRINL ADDR	$\overline{\mathbf{V}}$	$\overline{}$	$\overline{}$	
A5	A5		Til Addices Byte	Lo Address Byte	Branch in in line is low	BRNC?	DRINE ADDIX		ň	ŏ	
								_	_	=	
A6	A6	NA	Hi Address Byte	Lo Address Byte	Branch if carry is hi	BRC		\checkmark	✓		
					Branch is accumulator is less			\checkmark	~		
A7	A7	NA	Hi Address Byte	Lo Address Byte	than tmp register	BRLT	BRLT ADDR	_			
					Branch is accumulator is equal to			✓	~		
A8	A8	NA	Hi Address Byte	Lo Address Byte		BREQ	BREQ ADDR				
					Branch is accumulator is greater			\checkmark	\checkmark		
A9	A9	NA	Hi Address Byte	Lo Address Byte	than tmp register	BRGT	BRGT ADDR	-			
					Branch is accumulator is not			\checkmark	\checkmark		
AA	AA	NA	Hi Address Byte	Lo Address Byte	equal to tmp register	BRNEQ	BRNEQ ADDR				
											Should this be
								\checkmark			register based ?
AB	AB		•		Branch if data bus is zero	BR16Z	BR16Z ADDR				3 byte ins?
AC	AC	NA	Hi Address Byte	Lo Address Byte	Branch if data bus is not zero	BR16NZ	BR16NZ ADDR	✓			
AD	AD										
ΑE	AE										
					Branch if hardware/no branch if						
AF	AF	NA	Hi Address Byte	Lo Address Byte		BRDEV	BRDEV ADDR	\checkmark	~		
B0	В0		operand	-	Add imm to accumulator	ADDI	ADDI XX	~	~		
-											
B1	B1		operand		Subtract Imm from accumulator	SUBI	SUBI XX	\checkmark	\checkmark		
			operand	NA	Or accumulator with imm	ORI	ORI XX	✓	✓		
B2	B2	NA			A mail and a community of the community	ANDI	ANDIWY				
B2 B3	B2 B3		operand	NA	And accumulator with imm	ANDI	ANDI XX	\checkmark	\checkmark		
		NA	operand operand		Xor accumulator with imm	XORI	XORI XX			H	
B3 B4	B3 B4	NA NA	operand	NA	Xor accumulator and imm	XORI	XORI XX	~	\checkmark		
В3	В3	NA NA	·	NA	Xor accumulator and imm Invert accumulator			✓ ✓	✓ ✓		
B3 B4 B5	B3 B4 B5	NA NA NA	operand NA	NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB-	XORI INVA	XORI XX INVA	~	\checkmark		
B3 B4	B3 B4	NA NA NA	operand	NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB)	XORI	XORI XX		✓ ✓		
B3 B4 B5 B6	B3 B4 B5 B6	NA NA NA	operand NA NA	NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB-	XORI INVA SHL	XORI XX INVA SHL	✓ ✓	✓ ✓		
B3 B4 B5 B6	B3 B4 B5 B6	NA NA NA NA	operand NA NA	NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB)	XORI INVA SHL SHR	XORI XX INVA SHL SHR	Y Y Y Y	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
B3 B4 B5 B6	B3 B4 B5 B6	NA NA NA NA	operand NA NA	NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator	XORI INVA SHL	XORI XX INVA SHL		Y Y Y		
B3 B4 B5 B6 B7 B8	B3 B4 B5 B6 B7 B8	NA NA NA NA	operand NA NA NA	NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from	XORI INVA SHL SHR ADDT	XORI XX INVA SHL SHR ADDT	Y Y Y Y Y Y	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
B3 B4 B5 B6	B3 B4 B5 B6	NA NA NA NA	operand NA NA	NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator	XORI INVA SHL SHR	XORI XX INVA SHL SHR	Y Y Y Y	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
B3 B4 B5 B6 B7 B8	B3 B4 B5 B6 B7 B8	NA NA NA NA NA	operand NA NA NA NA	NA NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator OR accumulator with tmp	XORI INVA SHL SHR ADDT SUBT	XORI XX INVA SHL SHR ADDT SUBT	Y Y Y Y Y	Y Y Y Y Y Y		
B3 B4 B5 B6 B7 B8	B3 B4 B5 B6 B7 B8	NA NA NA NA NA	operand NA NA NA	NA NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator OR accumulator with tmp register	XORI INVA SHL SHR ADDT	XORI XX INVA SHL SHR ADDT	Y Y Y Y Y Y	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
B3 B4 B5 B6 B7 B8 B9	B3 B4 B5 B6 B7 B8 B9	NA NA NA NA NA NA	operand NA NA NA NA	NA NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator OR accumulator with tmp register And accumulator with tmp	XORI INVA SHL SHR ADDT SUBT ORT	XORI XX INVA SHL SHR ADDT SUBT ORT	Y Y Y Y Y Y	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
B3 B4 B5 B6 B7 B8	B3 B4 B5 B6 B7 B8	NA NA NA NA NA NA	operand NA NA NA NA	NA NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator OR accumulator with tmp register	XORI INVA SHL SHR ADDT SUBT	XORI XX INVA SHL SHR ADDT SUBT	Y Y Y Y Y	Y Y Y Y Y Y		
B3 B4 B5 B6 B7 B8 B9 BA	B3 B4 B5 B6 B7 B8 B9 BA BB	NA NA NA NA NA NA	operand NA NA NA NA NA	NA NA NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator OR accumulator with tmp register And accumulator with tmp register Xor accumulator with tmp	XORI INVA SHL SHR ADDT SUBT ORT ANDT	XORI XX INVA SHL SHR ADDT SUBT ORT	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			
B3 B4 B5 B6 B7 B8 B9	B3 B4 B5 B6 B7 B8 B9	NA NA NA NA NA NA	operand NA NA NA NA	NA NA NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator OR accumulator with tmp register And accumulator with tmp register	XORI INVA SHL SHR ADDT SUBT ORT	XORI XX INVA SHL SHR ADDT SUBT ORT	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			
B3 B4 B5 B6 B7 B8 B9 BA	B3 B4 B5 B6 B7 B8 B9 BA BB	NA NA NA NA NA NA	operand NA NA NA NA NA	NA NA NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator OR accumulator with tmp register And accumulator with tmp register Xor accumulator with tmp	XORI INVA SHL SHR ADDT SUBT ORT ANDT	XORI XX INVA SHL SHR ADDT SUBT ORT	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			
B3 B4 B5 B6 B7 B8 B9 BA BB	B3 B4 B5 B6 B7 B8 B9 BA BB	NA NA NA NA NA NA NA NA NA	operand NA NA NA NA NA	NA NA NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator OR accumulator with tmp register And accumulator with tmp register Xor accumulator with tmp register	XORI INVA SHL SHR ADDT SUBT ORT ANDT XORT	XORI XX INVA SHL SHR ADDT SUBT ORT ANDT XORT				
B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE	B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE	NA NA NA NA NA NA NA NA NA	operand NA NA NA NA NA	NA NA NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator OR accumulator with tmp register And accumulator with tmp register Xor accumulator with tmp register Ring shift left accumulator Ring shift right accumulator	XORI INVA SHL SHR ADDT SUBT ORT ANDT XORT RSHL RSHR	XORI XX INVA SHL SHR ADDT SUBT ORT ANDT XORT RSHL RSHR				
B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF	B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE	NA NA NA NA NA NA NA NA NA	operand NA NA NA NA NA	NA NA NA NA NA NA	Xor accumulator and imm Invert accumulator Shift accumulator left (MSB->LSB) Shift accumulator right (LSB->MSB) Add tmp register to accumulator Subtract tmp register from accumulator OR accumulator with tmp register And accumulator with tmp register Xor accumulator with tmp register Ring shift left accumulator	XORI INVA SHL SHR ADDT SUBT ORT ANDT XORT RSHL	XORI XX INVA SHL SHR ADDT SUBT ORT ANDT XORT RSHL				2 byte?

3/18/2021 20:29:34

					1				_	
		Bottom 3 bits = Reg	NA		Store tmp register via register	STTVR	STTVR Rn		~	2 byte?
		Bottom 3 bits = Reg	operand		Load memory imm via register	LDIVR	LDIVR Rn,xx	~	~	
D8	D8-DF	Bottom 3 bits = Reg	NA	NA	Branch via register	BRVR	BRVR Rn	~	~	
E0	E0					CSHL		\checkmark	~	
E1	E1					CSHR		\checkmark	~	
E2	E2					ADDIC		✓		
E3	E3					ADDTC		\checkmark		
E4	E4		Hi Address Byte	Lo Address Byte	Load accumulator from memory	LDA	LDA ADDR			Moved NOV 25
E5	E5		Hi Address Byte	Lo Address Byte	Store accumulator to memory	STA	STA ADDR			Moved NOV 25
E6	E6		Hi Address Byte	Lo Address Byte	Load tmp from memory	LDT	LDT ADDR			Moved NOV 25
E7	E7		Hi Address Byte	Lo Address Byte	Store tmp to memory	STT	STT ADDR			Moved NOV 25
E8	E8-EF	Bottom 3 bits = Reg	Hi Address Byte	Lo Address Byte	Store register to memory	STR	STR Rn, ADDR			Moved NOV 25
F0	F0-F7	Bottom 3 bits = Reg	Hi Address Byte	Lo Address Byte	Load register from memory	LDR	LDR Rn, ADDR			
F8						subic				
F9						subtc				
FA										
FB	FB					INTE	INTE			
FC	FC					INTD	INTD			
FD	FD					IRET	IRET			
FE	FE		Hi Address Byte	Lo Address Byte	Load INTERRUPT address reg	IADDR	IADDR ADDR			
FF	FF				INTERRUPT handler					
		Maybe for ab	ove src and dst in operand	eb&f0						
				movevrrr1r2	movevrrr1r2					
					movevrr1r2inc					
					movevrrr1r1ded	;				

3/18/2021 20:29:34