



DW_arb_sp

Arbiter with Static Priority Scheme

Version, STAR and Download Information: IP Directory

Features and Benefits

- Parameterizable number of clients
- Programmable mask for all clients
- Park feature default grant to a client when no requests are pending
- Lock feature ability to lock the currently granted client
- Registered/unregistered outputs
- Provides minPower benefits with the DesignWare-LP license.

request mask grant lock grant_index enable locked clk granted parked rst_n init_n

Applications

- Control application
- Networking
- Bus interfaces

Description

DW_arb_sp implements a parametrized, synchronous arbiter with a static fixed priority scheme.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function	
clk	1 bit	Input	Input clock	
rst_n	1 bit	Input	Asynchronous reset for all registers (active low)	
init_n	1 bit	Input	Synchronous reset for all registers (active low)	
enable	1 bit	Input	Enables clocking (active high)	
request	n bit(s)	Input	Input request from clients	
lock	n bit(s)	Input	Active high signal to lock input. By setting lock(<i>i</i>) = 1, the arbiter is locked to the request (<i>i</i>) if it is currently granted. For lock (<i>i</i>) = 0, the lock on the arbiter is removed.	
mask	n bit(s)	Input	Active high input to mask specific clients. By setting mask(i) = 1, request(i) is masked. For mask(i) = 0, the mask on the request(i) is removed.	

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
parked	1 bit	Output	Flag to indicate that there are no requesting clients and the grant of resources has defaulted to park_index
granted	1 bit	Output	Flag to indicate that arbiter has issued a grant to one of the clients
locked	1 bit	Output	Flags that the arbiter is locked by a client
grant	n bit(s)	Output	Grant output
grant_index	log ₂ n bit(s)	Output	Index of the requesting client that has been currently issued the grant or the client designated by <i>park_index</i> in <i>park_mode</i>

Table 1-2 Parameter Description

Parameter	Values	Description
n	2 to 32 Default: 4	Number of arbiter clients
park_mode	0 or 1 Default: 1	<pre>park mode = 1 includes logic to enable parking when no clients are requesting and park_mode = 0 contains no logic for parking</pre>
park_index	0 to <i>n</i> – 1 Default: 0	Index of the client used for parking
output_mode	0 or 1 Default: 1	<pre>output_mode = 1 includes registers at the outputs (see Figure 1-1 on page 4) output_mode = 0 contains no output registers (see Figure 1-2 on page 4)</pre>

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	RTL synthesis model	DesignWare
lpwr ^a	Low Power synthesis model	DesignWare-LP

a. Effectiveness of low power design depends on the use of the <code>-gate_clock</code> option to <code>compile_ultra</code> command

Table 1-4 Simulation Models

Model	Function
DW05.DW_ARB_SP_SIM_CFG	Design unit name for VHDL simulation
dw/dw05/DW_arb_sp_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_arb_sp.v	Verilog simulation model source code

Table 1-5 Arbiter Status Flags

Flag	Characteristic	Description
parked	If parked is active, there are no active requests at the input of the arbiter.	The parked output, active HIGH, indicates that grant of the resources has defaulted to the client defined by <i>park_index</i> in <i>park_mode</i> = 1. In <i>park_mode</i> = 0, this flag does not exist.
granted	If granted is active, there is at least one active request at the input of the arbiter.	The granted output, active HIGH, indicates that the grant of resources is to one of the actively requesting inputs.
locked	If locked is active, the current grant and the corresponding lock signal must be active.	The locked output, active HIGH, indicates that the currently granted client has locked out all other clients.

With the static fixed priority scheme, each client connected to the arbiter is assigned a unique priority. The order of priorities of these clients is indicated in the index of the input request port to which they are connected. For example, the client connected to the input request [0] has the highest priority, and the priorities of other clients descend correspondingly to the lowest priority for the client connected to request [n-1].

The lock feature enables a client, despite requests from other clients, to have an exclusive grant for the duration of the corresponding lock input. After a client receives the grant, it can lock out other clients from the arbitration process by setting the corresponding lock input.

The park feature allows the resources to be granted to a designated client defined by the park_index parameter when there are no active requests pending. The *park_mode* parameter enables/disables the parking feature.

By setting the desired bits of the mask input, the corresponding clients can be masked off from consideration for arbitration. The mask on a client remains active until the corresponding mask input for the client is reset.

All the input requests from the arbiter clients are assumed to be synchronized to the arbiter clock signal clk. The arbiter provides flags locked, granted, and parked, to indicate the status of the arbiter.

As described in Table 1-2 on page 2, the DW_arb_sp can handle up to 32 requesting clients. The mask, park and lock features add flexibility to the arbiter. The parking of grant to a designated client saves an arbitration cycle and the parked client can lock the grant without issuing a request to the arbiter.

Figure 1-1 Block Diagram of DW_arb_sp Arbiter, output_mode = 1





Figure 1-2 Block Diagram of DW_arb_sp Arbiter output_mode = 0




Low Power Implementation

This component provides low power (minPower) benefits when the "lpwr" implementation is chosen, and the DesignWare-LP license is available. Effectiveness of low power design depends on the use of the <code>-gate_clock</code> option to <code>compile_ultra</code> command.

Timing Waveforms

Figure 1-3 Waveform 1: n=3, park_mode=1, park_index=2 with mask=0, output_mode=1



Any client can be masked off by setting the corresponding mask bit. By doing so it will not be considered for the arbitration. If mask bits are set and none of the non-masked clients are actively requesting, the arbiter will be parked to the designated client defined by park_index. In the non-locked state of the arbiter, setting the mask bit of the currently granted client effectively invalidates the request from the client. In the following cycle, the current grant is deasserted, and based on the current unmasked requests from other clients, a new client is generated. However, when a client has locked the arbiter, setting the mask bit of any client has no effect on the current grant.

Figure 1-4 Waveform 2: n=3, park_mode = 1, park_index=2, mask = 4 and output_mode = 1





Figure 1-5 Waveform 3: n=3, park_mode = 1, park_index=2, mask = 0 and output_mode = 0



Related Topics

- Application Specific Control Logic Overview
- DesignWare Building Block IP Documentation Overview

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.dw foundation comp.all;
entity DW_arb_sp_inst is
      generic (
        inst_n : NATURAL := 4;
        inst_park_mode : NATURAL := 1;
        inst_park_index : NATURAL := 0;
        inst_output_mode : NATURAL := 1
        );
      port (
        inst_clk : in std_logic;
        inst rst n : in std logic;
        inst init n : in std logic;
        inst_enable : in std_logic;
        inst_request : in std_logic_vector(inst_n-1 downto 0);
        inst_lock : in std_logic_vector(inst_n-1 downto 0);
        inst_mask : in std_logic_vector(inst_n-1 downto 0);
        parked_inst : out std_logic;
        granted_inst : out std_logic;
        locked_inst : out std_logic;
        grant_inst : out std_logic_vector(inst_n-1 downto 0);
        grant_index_inst : out std_logic_vector(bit_width(inst_n)-1
          downto 0)
    end DW_arb_sp_inst;
architecture inst of DW arb sp inst is
begin
    -- Instance of DW_arb_sp
    U1 : DW arb sp
    generic map (
          n => inst_n,
          park_mode => inst_park_mode,
          park index => inst park index,
          output_mode => inst_output_mode
    port map (
          clk => inst_clk,
          rst_n => inst_rst_n,
          init n => inst init n,
          enable => inst_enable,
```

SolvNet

DesignWare.com

```
request => inst_request,
          lock => inst_lock,
          mask => inst_mask,
          parked => parked_inst,
          granted => granted_inst,
          locked => locked_inst,
          grant => grant_inst,
          grant_index => grant_index_inst
          );
end inst;
-- pragma translate_off
configuration DW_arb_sp_inst_cfg_inst of DW_arb_sp_inst is
  for inst
 end for; -- inst
end DW_arb_sp_inst_cfg_inst;
-- pragma translate_on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW_arb_sp_inst(inst_clk, inst_rst_n, inst_init_n, inst_enable, inst_request,
          inst_lock, inst_mask, parked_inst, granted_inst, locked_inst,
          grant_inst, grant_index_inst );
parameter inst_n = 4;
parameter inst_park_mode = 1;
parameter inst park index = 0;
parameter inst_output_mode = 1;
`define bit_width_n 2// bit_width_n is set to ceil(log2(n))
input inst_clk;
input inst rst n;
input inst_init_n;
input inst enable;
input [inst_n-1 : 0] inst_request;
input [inst_n-1 : 0] inst_lock;
input [inst_n-1 : 0] inst_mask;
output parked_inst;
output granted_inst;
output locked_inst;
output [inst_n-1 : 0] grant_inst;
output [`bit_width_n-1 : 0] grant_index_inst;
    // Instance of DW_arb_sp
    DW_arb_sp #(inst_n, inst_park_mode, inst_park_index, inst_output_mode) U1 (
                .clk(inst_clk),
                .rst n(inst rst n),
                .init n(inst init n),
                .enable(inst_enable),
                 .request(inst_request),
                .lock(inst_lock),
                .mask(inst_mask),
                .parked(parked inst),
                .granted(granted_inst),
                .locked(locked_inst),
                .grant(grant inst),
                 .grant_index(grant_index_inst) );
```

endmodule

Copyright Notice and Proprietary Information

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com

10