

# DW\_ram\_r\_w\_s\_dff

Sync. Write-Port, Async. Read-Port RAM (Flip-Flop-Based)

Version, STAR and Download Information: IP Directory

## **Features and Benefits**

- Parameterized word depth
- Parameterized data width
- Synchronous static memory
- Parameterized reset mode (synchronous or asynchronous)
- High testability using DFT Compiler

# rd\_addr wr\_addr data\_in cs\_n wr\_n clk rst\_n

## **Description**

DW\_ram\_r\_w\_s\_dff implements a parameterized synchronous, dual-port static RAM.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rd_addr	ceil(log <sub>2</sub> [depth]) bit(s)	Input	Read address bus
wr_addr	ceil(log <sub>2</sub> [depth]) bit(s)	Input	Write address bus
data_in	data_width bit(s)	Input	Input data bus
data_out	data_width bit(s)	Output	Output data bus

**Table 1-2** Parameter Description

Parameter	Values	Description
data_width	1 to 2048 Default = none	Width of data_in and data_out buses
depth	2 to 1024 Default = none	Number of words in the memory array (address width)

**Table 1-2** Parameter Description (Continued)

Parameter	Values	Description
rst_mode	0 or 1 Default = 1	Determines the reset methodology:  0 = rst_n asynchronously initializes the RAM  1 = rst_n synchronously initializes the RAM

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl <sup>a</sup>	Synthesis model	DesignWare

a. The implementation, "rtl," replaces the obsolete implementation, "str." Existing designs that specify the obsolete implementation ("str") will automatically have that implementation replaced by the new superseding implementation ("rtl") as will be noted by an information message (SYNDB-36) generated during DC compilation.

Table 1-4 Simulation Models

Model	Function
DW06.DW_RAM_R_W_S_DFF_CFG_SIM	VHDL simulation configuration
dw/dw06/src/DW_ram_r_w_s_dff_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_ram_r_w_s_dff.v	Verilog simulation model source code

The write operation of the RAM is fully synchronous with respect to the clock, clk, and takes one clock cycle to perform. The RAM can perform simultaneous read and write operations.

Write data enters the RAM through the data\_in input port and is read out at the data\_out port. The RAM is constantly reading regardless of the state of cs\_n.

The rd\_addr and wr\_addr ports are used to address the *depth* words in the memory. For rd\_addr beyond the maximum depth (for example, rd\_addr = 7 and *depth* = 6), the data\_out bus is driven low. For wr\_addr beyond the scope of the depth, nothing occurs and the data is lost. No warnings are given during simulations when an address beyond the scope of *depth* is used.

## Chip Selection, Reading and Writing

The cs\_n input is the chip select, active low signal, that enables data to be written to the RAM. The RAM is constantly reading, regardless of the state of cs\_n.

When cs\_n is LOW and the RAM is enabled by wr\_n, the active low write enable, data is written into the RAM on the rising edge of clk. If rd\_addr and wr\_addr are the same values and wr\_n is LOW, data passes through the RAM (data\_in = data\_out) after the first rising edge of clk.

## Reset

The rst\_n port is an active low input that initializes the RAM to zeros independent of the value of cs\_n. If the *rst\_mode* parameter is set to 0, rst\_n asynchronously resets the RAM. If the *rst\_mode* parameter is set to 1, rst\_n synchronously resets the RAM. If the rst\_n port is tied high, the synthesis optimizes the logic and builds a non-resetable RAM.

## **Application Notes**


DW\_ram\_r\_w\_s\_dff is intended to be used as small scratch-pad memory, programmable lookup tables, and writable control storage. Because DW\_ram\_r\_w\_s\_dff is built from the cells within the ASIC cell library, it should be kept small to obtain an efficient implementation. If a larger memory is required, you should consider using a hard macro RAM from the ASIC library in use.

## **Timing Waveforms**

The figures in this section show timing diagrams for various conditions of DW\_ram\_r\_w\_s\_dff.

Figure 1-1 Instantiated RAM Timing Waveforms





### Read Timing, address controlled, rst\_n = 1, cs\_n = don't care






Figure 1-2 RAM Reset Timing Waveforms

### Asynchronous Reset, rst\_n = 1, cs\_n = 0



### Synchronous Reset, rst\_n = 0, cs\_n = don't care



<sup>&</sup>lt;sup>1</sup> Internal RAM Data is the array of memory bits; the memory is not available to users.

# **Related Topics**

- Memory Synchronous RAMs Listing
- DesignWare Building Block IP Documentation Overview

# **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW_ram_r_w_s_dff_inst is
  generic (inst data width : INTEGER := 8;
           inst_depth
                           : INTEGER := 8;
           inst_rst_mode : INTEGER := 0 );
  port (inst_clk : in std_logic;
        inst_rst_n : in std_logic;
        inst_cs_n : in std_logic;
        inst wr n : in std logic;
        inst_rd_addr : in std_logic_vector(bit_width(inst_depth)-1 downto 0);
        inst wr addr: in std logic vector(bit width(inst depth)-1 downto 0);
        inst_data_in : in std_logic_vector(inst_data_width-1 downto 0);
        data_out_inst : out std_logic_vector(inst_data_width-1 downto 0)
end DW_ram_r_w_s_dff_inst;
architecture inst of DW_ram_r_w_s_dff_inst is
begin
  -- Instance of DW ram r w s dff
  U1 : DW_ram_r_w_s_dff
    generic map (data_width => inst_data_width,
                                                  depth => inst_depth,
                 rst mode => inst rst mode )
   port map (clk => inst_clk,
                               rst_n => inst_rst_n,
                                                      cs_n => inst_cs_n,
              wr n => inst wr n, rd addr => inst rd addr,
              wr addr => inst wr addr, data in => inst data in,
              data_out => data_out_inst );
end inst;
-- pragma translate_off
configuration DW_ram_r_w_s_dff_inst_cfg_inst of DW_ram_r_w_s_dff_inst is
  for inst
  end for; -- inst
end DW_ram_r_w_s_dff_inst_cfg_inst;
-- pragma translate_on
```

DWBB\_201806.0

June 2018

## **HDL Usage Through Component Instantiation - Verilog**

```
module DW_ram_r_w_s_dff_inst(inst_clk, inst_rst_n, inst_cs_n, inst_wr_n,
                             inst rd addr, inst wr addr, inst data in,
                             data_out_inst );
  parameter data_width = 8;
  parameter depth = 8;
  parameter rst mode = 0;
  `define bit_width_depth 3 // ceil(log2(depth))
  input inst_clk;
  input inst_rst_n;
  input inst_cs_n;
  input inst_wr_n;
  input [`bit_width_depth-1 : 0] inst_rd_addr;
  input [`bit_width_depth-1 : 0] inst_wr_addr;
  input [data_width-1 : 0] inst_data_in;
  output [data_width-1 : 0] data_out_inst;
  // Instance of DW_ram_r_w_s_dff
  DW_ram_r_w_s_dff #(data_width, depth, rst_mode)
    U1 (.clk(inst_clk),
                        .rst_n(inst_rst_n),
                                                 .cs_n(inst_cs_n),
        .wr_n(inst_wr_n),
                            .rd_addr(inst_rd_addr),
                                                       .wr_addr(inst_wr_addr),
        .data in(inst data in),
                                 .data_out(data_out_inst) );
endmodule
```

## **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com