



# DW\_mult\_pipe


## Stallable Pipelined Multiplier

Version, STAR and Download Information: IP Directory

#### **Features and Benefits**

- Parameterized word length
- Unsigned and signed (two's complement) pipelined multiplication
- Parameterized number of pipeline stages
- Parameterized stall mode (stallable or non-stallable)
- Parameterized reset mode (no reset, asynchronous or synchronous reset)
- Automatic pipeline retiming

Provides minPower benefits with the DesignWare-LP license.



## **Description**

DW\_mult\_pipe is a universal stallable pipelined multiplier. DW\_mult\_pipe multiplies the operands a by b to produce a product with a latency of *num\_stages* – 1 clock cycles.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset, active-low (not used if parameter rst_mode = 0)
en	1 bit	Input	Register enable, active high (used only if parameter stall_mode = 1)  0 = stall 1 = enable register
tc	1 bit	Input	Two's complement control:  0 = unsigned  1 = signed
а	a_width bit(s)	Input	Multiplier
b	b_width bit(s)	Input	Multiplicand
product	a_width + b_width bit(s)	Output	Product a × b

Table 1-2 Parameter Description

Parameter	Values	Description	
a_width	≥ 1 Default: None	Word length of a	
b_width	≥ 1 Default: None	Word length of b	
num_stages	≥ 2 Default: 2	Number of pipeline stages	
stall_mode	0 or 1 Default: 1	Stall mode 0 = non-stallable 1 = stallable	
rst_mode	0 to 2 Default: 1	Reset mode 0 = no reset 1 = asynchronous reset 2 = synchronous reset	
op_iso_mode	0 to 4 Default: 0	Operand Isolation Mode (controls datapath gating for minPower flow)  If stall_mode = 0, this parameter is ignored and no isolation is applied.  0 = DC variable (DW_lp_op_iso_mode) can control the op iso mode  1 = 'none'  2 = 'and'  3 = 'or'  4 = preferred isolation style: 'and'	

Table 1-3 Synthesis Implementations

Implementation Name	Implementation	License Feature Required
str <sup>a</sup>	Pipelined str synthesis model	DesignWare

a. Either pparch or apparch implementation is selected based on the constraints of the design.


#### Table 1-4 Simulation Models

Model	Function	
DW02.DW_MULT_PIPE_CFG_SIM	Design unit name for VHDL simulation	
dw/dw02/src/DW_mult_pipe_sim.vhd	VHDL simulation model source code	
dw/sim_ver/DW_mult_pipe.v	Verilog simulation model source code	

The port to determines whether the input and output data is interpreted as unsigned (to=0) or signed (to=1) numbers.


Automatic pipeline retiming ensures optimal placement of pipeline registers within the multiplier to achieve maximum throughput. The pipeline can be stalled by setting the load enable en signal to a low (when *stall\_mode=1*). The pipeline registers can either have no reset (*rst\_mode=0*) or an asynchronous (*rst\_mode=1*) or synchronous reset (*rst\_mode=2*) connected to the reset signal rst\_n.

Figure 1-1 Pipeline Retiming



## **Timing Waveforms**

Figure 1-2 Waveform 1



<sup>&</sup>lt;sup>1</sup>If parameter *stall\_mode*=0, then pin en has no effect.

Figure 1-3 Waveform 2





Figure 1-4 Waveform 2



## **Related Topics**

- Math Arithmetic Overview
- DesignWare Building Block IP Documentation Overview

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW_Foundation_comp_arith.all;
entity DW mult pipe inst is
  generic (inst_a_width
                         : POSITIVE := 8; inst_b_width : POSITIVE := 8;
           inst num stages : POSITIVE := 2; inst stall mode : NATURAL := 1;
           inst rst mode
                         : NATURAL := 1; inst_op_iso_mode : NATURAL := 0 );
  port (inst_clk : in std_logic;
                                   inst_rst_n : in std_logic;
        inst en : in std logic;
                                   inst tc
                                            : in std logic;
        inst_a : in std_logic_vector(inst_a_width-1 downto 0);
        inst_b
               : in std_logic_vector(inst_b_width-1 downto 0);
        product_inst : out
                    std_logic_vector(inst_a_width+inst_b_width-1 downto 0)
        );
end DW mult pipe inst;
architecture inst of DW_mult_pipe_inst is
begin
  -- Instance of DW_mult_pipe
  U1 : DW mult pipe
    generic map (a_width => inst_a_width, b_width => inst_b_width,
                 num stages => inst num stages,
                                                  stall mode => inst stall mode,
                 rst_mode => inst_rst_mode, op_iso_mode => inst_op_iso_mode )
  port map (clk => inst_clk,
                               rst_n => inst_rst_n,
                                                      en => inst_en,
            tc => inst tc,
                             a \Rightarrow inst a, b \Rightarrow inst b,
            product => product_inst );
end inst;
-- Configuration for use with VSS simulator
-- pragma translate_off
configuration DW_mult_pipe_inst_cfg_inst of DW_mult_pipe_inst is
  for inst
  end for; -- inst
end DW_mult_pipe_inst_cfg_inst;
-- pragma translate_on
```

## **HDL Usage Through Component Instantiation - Verilog**

```
module DW_mult_pipe_inst(inst_clk, inst_rst_n, inst_en, inst_tc, inst_a,
                        inst b, product inst );
 parameter inst_a_width = 2;
 parameter inst b width = 2;
 parameter inst_num_stages = 2;
 parameter inst_stall_mode = 1;
 parameter inst rst mode = 1;
 parameter inst_op_iso_mode = 0;
  input [inst_a_width-1 : 0] inst_a;
  input [inst_b_width-1 : 0] inst_b;
  input inst_tc;
  input inst_clk;
  input inst_en;
  input inst_rst_n;
  output [inst_a_width+inst_b_width-1 : 0] product_inst;
  // Instance of DW_mult_pipe
 DW mult_pipe #(inst_a width, inst_b width, inst_num_stages,
                inst_stall_mode, inst_rst_mode, inst_op_iso_mode)
   .en(inst_en),
                       .a(inst_a),
                                    .b(inst_b),
        .tc(inst_tc),
        .product(product_inst) );
endmodule
```

Synopsys, Inc.

### **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com