

# DW\_ram\_rw\_s\_lat

Synchronous Single-Port, Read/Write RAM (Latch-Based)

Version, STAR and Download Information: IP Directory

## **Features and Benefits**

- Parameterized word depth
- Parameterized data width
- Synchronous static memory

# rw\_addr data\_in data\_out cs\_n wr\_n clk

# **Description**

DW\_ram\_rw\_s\_lat implements a parameterized, synchronous, single-port static RAM.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rw_addr	ceil(log <sub>2</sub> [depth]) bit(s)	Input	Address bus
data_in	data_width bit(s)	Input	Input data bus
data_out	data_width bit(s)	Output	Output data bus

Table 1-2 Parameter Description

Parameter	Values	Description
data_width	1 to 256 Default = none	Width of data_in and data_out buses
depth	2 to 256 Default = none	Number of words in the memory array (address width)

## Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

#### Table 1-4 Simulation Models

Model	Function	
DW06.DW_RAM_RW_S_LAT_CFG_SIM	VHDL simulation configuration	
dw/dw06/src/DW_ram_rw_s_lat_sim.vhd	VHDL simulation model source code	
dw/sim_ver/DW_ram_rw_s_lat.v	Verilog simulation model source code	

The write data enters the RAM through the data\_in input port and is read out through the data\_out port. The read operation is asynchronous to the clock, allowing the data written into the RAM to be instantly read. The RAM is constantly reading regardless of the state of cs\_n.

The  $rw_addr$  port is used to address the *depth* words in the memory. For addresses beyond the maximum depth (example:  $rw_addr = 7$  and depth = 6), the  $data_out$  bus is driven LOW. No warnings are given during simulations when an address beyond the scope of *depth* is used.



This component contains enable signals for internal latches that are derived from the wr\_n port. To keep hold times to a minimum, you should consider instances of this component to be individual floorplanning elements.

# Chip Selection, Reading and Writing

The cs\_n input is the chip select, active low signal. When cs\_n is LOW, data is constantly read from the RAM.

When cs\_n, wr\_n (write enable, active low), and clk are LOW, data\_in is transparent to the memory cell being accessed (data\_in equals data\_out). Data is captured into the memory cell on the rising edge of clk.

When cs\_n is HIGH, the RAM is disabled, and the data\_out bus is driven LOW.

# Application Notes


DW\_ram\_rw\_s\_lat is intended to be used as small scratch-pad memory or register file. Because DW\_ram\_rw\_s\_lat is built from the cells within the ASIC cell library, it should be kept small to obtain an efficient implementation. If a larger memory is required, you should consider using a hard macro RAM from the ASIC library in use.

## **Timing Waveforms**


Figure 1-1 shows timing diagrams for various conditions of DW\_ram\_rw\_s\_lat.

Figure 1-1 Instantiated RAM Timing Waveforms


## Write Timing, $rst_n = 1$ , $cs_n = 0$



## Read Timing, address controlled, cs\_n = 0



### Read Timing, cs\_n controlled



# **Related Topics**

- Memory Synchronous RAMs Listing
- DesignWare Building Block IP Documentation Overview

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW_ram_rw_s_lat_inst is
  generic (inst_data_width : INTEGER := 8; inst_depth : INTEGER := 8 );
  port (inst_clk : in std_logic;
                    : in std_logic;
        inst_cs_n
        inst wr n
                   : in std logic;
        inst_rw_addr : in std_logic_vector(bit_width(inst_depth)-1 downto 0);
        inst_data_in : in std_logic_vector(inst_data_width-1 downto 0);
        data_out_inst: out std_logic_vector(inst_data_width-1 downto 0) );
end DW ram rw s lat inst;
architecture inst of DW ram rw s lat inst is
begin
  -- Instance of DW_ram_rw_s_lat
  U1 : DW_ram_rw_s_lat
    generic map (data_width => inst_data_width, depth => inst_depth )
   port map (clk => inst_clk, cs_n => inst_cs_n, wr_n => inst_wr_n,
              rw addr => inst rw addr,
                                        data in => inst data in,
              data_out => data_out_inst );
end inst;
-- pragma translate_off
configuration DW_ram_rw_s_lat_inst_cfg_inst of DW_ram_rw_s_lat_inst is
  for inst
  end for; -- inst
end DW ram rw s lat inst cfg inst;
-- pragma translate_on
```

## **HDL Usage Through Component Instantiation - Verilog**

```
module DW_ram_rw_s_lat_inst(inst_clk, inst_cs_n, inst_wr_n, inst_rw_addr,
                            inst_data_in, data_out_inst );
  parameter data width = 8;
 parameter depth = 8;
  `define bit_width_depth 3 // ceil(log2(depth))
  input inst_clk;
  input inst_cs_n;
  input inst_wr_n;
  input [`bit_width_depth-1 : 0] inst_rw_addr;
  input [data_width-1 : 0] inst_data_in;
  output [data_width-1 : 0] data_out_inst;
  // Instance of DW_ram_rw_s_lat
  DW_ram_rw_s_lat #(data_width, depth)
  U1 (.clk(inst_clk), .cs_n(inst_cs_n),
                                             .wr_n(inst_wr_n),
      .rw_addr(inst_rw_addr),
                                .data_in(inst_data_in),
      .data_out(data_out_inst) );
endmodule
```

## **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

## **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com