




DW_mult_seq

Sequential Multiplier

Version, STAR and Download Information: IP Directory

Features and Benefits

- Parameterized word length
- Parameterized number of clock cycles
- Unsigned and signed (two's complement) data multiplication
- Registered or un-registered inputs and outputs.
- Provides minPower benefits with the DesignWare-LP license.



Description

DW_mult_seq is a sequential multiplier designed for low area, area-time tradeoff, or high frequency (small cycle time) applications.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
hold	1 bit	Input	Hold current operation (=1)
start	1 bit	Input	Start operation (=1). A new operation is started again by making start = 1 for one clock cycle.
а	a_width bit(s)	Input	Multiplier
b	b_width bit(s)	Input	Multiplicand
complete	1 bit	Output	Operation completed (=1)
product	a_width + b_width bit(s)	Output	Product a × b

Table 1-2 Parameter Description

Parameter	Values	Description	
a_width	\geq 3 and $\leq b_width$	Word length of a	
b_width	≥ 3	Word length of b	
tc_mode	0 or 1 Default: 0	Two's complement control 0 = unsigned 1 = two's complement	
num_cyc	≥ 3 and ≤ a_width Default: 3	User-defined number of clock cycles to produce a valid result. The real number of clock cycles depends on various parameters and is given in Table 1-6 on page 4 and the topic titled "Formula" on page 4.	
rst_mode	0 or 1 Default: 0	Reset mode 0 = asynchronous reset 1 = synchronous reset	
input_mode ^a	0 or 1 Default: 1	Registered inputs 0 = no 1 = yes	
output_mode	0 or 1 Default: 1	Registered outputs 0 = no 1 = yes	
early_start	0 or 1 Default: 0	Computation start 0 = start computation in the second cycle 1 = start computation in the first cycle See Table 1-6 on page 4 for the dependency of early_start on input_mode.	

a. When configured with the parameter <code>input_mode</code> set to '0', the inputs a and b MUST be held constant from the time start is asserted until <code>complete</code> has gone high to signal completion of the calculation. Conversely, if a configuration with the parameter <code>input_mode</code> set to '1' is used, the a and b inputs will be captured when <code>start</code> is high and otherwise ignored.

Table 1-3 Synthesis Implementations

Implementation	Function	License Feature Required
сра	Carry-propagate adder synthesis model	DesignWare

Table 1-4 Simulation Models

Model ^a	Function
DW03.DW_MULT_SEQ_CFG_SIM	Design unit name for VHDL simulation
dw/dw03/src/DW_mult_seq_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_mult_seq.v	Verilog simulation model source code

a. Note that during the computation phase (after start and before complete is asserted), the simulation models output X values and therefore cannot be used as a compare for gate-level simulations.

Table 1-5 Operation Truth Table

start	hold	next state
0	0	Idle or Running
0	1	Hold
1	Х	Start

DW_mult_seq multiplies the operand a by b to produce a result (product) in a user-defined number of clock cycles (num_cyc). As long as start=1, the multiplication operation is in the initialization state. Once start=0, the calculation begins followed by valid output flagged when complete =1. The multiply operation is stalled when hold is 1.

The parameter tc_mode determines whether the data of inputs (a, b) and output (product) is interpreted as unsigned ($tc_mode = 0$) or two's complement ($tc_mode = 1$) numbers.

The internal registers can either have an asynchronous (rst_mode =0) or synchronous reset (rst_mode =1) that is connected to the reset signal rst_n.

Within the first <code>num_cyc</code> clock cycles immediately after reset conditions are released (<code>rst_n=1</code>), <code>start</code> must remain 0 until the first assertion of <code>complete</code> (that is, <code>complete=1</code>). This first <code>complete=1</code> following reset may yield invalid results and should be disregarded.

The parameter <code>input_mode</code> determines whether the inputs are to be registered inside DW_mult_seq (<code>input_mode=0</code>) or not (<code>input_mode=0</code>). If configured without input registers (<code>input_mode=0</code>), then the logic that drives the inputs a and b must hold the input values constant for the entire time it takes to calculate the result (from the cycle before <code>start</code> drops until <code>complete</code> goes high). When configured with input registers (<code>input_mode=1</code>) the inputs a and b are captured when <code>start</code> is high and ignored until <code>start</code> goes high again.



When configured with no input registers, changes on inputs a and b while complete is low (calculation cycle) will produce unpredictable output values. Simulation models will produce unknown output values (Xs) and post an error message indicating the instance that violated this rule and the simulation time when the violation was detected.

The parameter *output_mode* determines whether the outputs are registered (*output_mode=1*) or not (*output_mode=0*).

When the parameter <code>early_start=1</code>, computation starts immediately after setting the <code>start</code> to 1. This saves one extra cycle to store the data (<code>early_start=0</code>), but feeds the inputs directly into the components critical path. Table 1-6 on page 4 shows the <code>input_mode</code>, <code>output_mode</code>, and <code>early_start</code> parameter combinations and corresponding actual number of cycles required to perform an operation.

Table 1-6 Actual Cycles Based on input_mode, output_mode, and early_start

input_mode	output_mode	early_start	Actual Number of Cycles
0	0	0	num_cyc-2
0	0	1	Invalid parameter setting
0	1	0	num_cyc-1
0	1	1	Invalid parameter setting
1	0	0	num_cyc-1
1	0	1	num_cyc-2
1	1	0	num_cyc
1	1	1	num_cyc-1

Note that the *num_cyc* specification indicates the actual throughput of the device. That is, if a new input is driven before the *num_cyc* number of cycles are complete, the results are undetermined.

Formula

The following formula describes the number of multiplier bits processed per cycle:

bits processed per cycle = ceil (a_width/num_cyc)

where:

a_width is the bit width of the multiplier, and *num_cyc* is the number of clock cycles required for multiplication.

The actual number of clock cycles required by a computation are calculated using the following formula:


actual number of cycles = num_cyc-(1-output_mode)-(1-input_mode)-early_start

Timing Waveforms

The following timing waveforms show a 5-bit by 6-bit unsigned sequential multiplier for specific inputs of hold and start and their corresponding outputs. The parameter settings for each simulation are shown at the top of each figure. When hold=1 and start=0, the result is delayed by the same number of clock cycles for which hold is 1. For example, if hold=1 for two clock cycles, the result is delayed by two clock cycles.


For the parameter settings shown in Figure 1-1, Table 1-6 on page 4 specifies that the result is produced after 2 cycles. However, the data is available on the fourth edge following the assertion of the start signal.

Figure 1-1 Simulation Waveform 1




For the parameter settings shown in Figure 1-2, Table 1-6 specifies that the result is produced after 3 cycles.

Figure 1-2 Simulation Waveform 2




For the parameter settings shown in Figure 1-3, Table 1-6 on page 4 specifies that the result is produced after 3 cycles. Since <code>input_mode=1(registered input)</code> the input data can be removed after the first cycle.

Figure 1-3 Simulation Waveform 3




For the parameter settings shown in Figure 1-4, Table 1-6 on page 4 specifies that the result is produced after 4 cycles. Since <code>input_mode=1</code> (registered input), the input data can be removed after the first cycle.

Figure 1-4 Simulation Waveform 4



For the parameter settings shown in Figure 1-5, Table 1-6 on page 4 specifies that the result is produced after 3 clock cycles. Since <code>input_mode=1</code> (registered input), the input data can be removed after the first cycle. With <code>hold=1</code> and <code>start=1</code>, the result is delayed by the same number of cycles that <code>hold=1</code>. Note that the data will be available on the <code>num_cyc</code> number of clocks after the data is registered. Note that the data is registered in the clock cycle immediately proceeding <code>start=1</code>.

Figure 1-5 Simulation Waveform 5



Related Topics

- Math Sequential Overview
- DesignWare Building Block IP Documentation Overview

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW_Foundation_comp_arith.all;
entity DW mult seg inst is
  generic (inst_a_width
                            : POSITIVE := 8; inst_b_width
                                                           : POSITIVE := 8;
                            : INTEGER := 0; inst num cyc
           inst tc mode
                                                              : INTEGER := 3;
           inst_rst_mode
                            : INTEGER := 0; inst_input_mode : INTEGER := 1;
           inst_output_mode : INTEGER := 1; inst_early_start : INTEGER := 0
           );
  port (inst_clk : in std_logic;
                                   inst_rst_n : in std_logic;
        inst_hold : in std_logic; inst_start : in std_logic;
        inst a: in std logic vector(inst a width-1 downto 0);
        inst_b : in std_logic_vector(inst_b_width-1 downto 0);
        complete_inst : out std_logic;
        product inst : out
                      std_logic_vector(inst_a_width+inst_b_width-1 downto 0)
       );
end DW_mult_seq_inst;
architecture inst of DW_mult_seq_inst is
begin
  -- Instance of DW mult seq
  U1 : DW_mult_seq
    generic map (a_width => inst_a_width,
                                            b_width => inst_b_width,
                 tc mode => inst tc mode,
                                            num cyc => inst num cyc,
                 rst_mode => inst_rst_mode,
                                              input_mode => inst_input_mode,
                 output mode => inst output mode,
                 early start => inst early start
    port map (clk => inst_clk,
                               rst_n => inst_rst_n,
                                                        hold => inst_hold,
              start => inst_start,
                                     a => inst_a,
                                                    b \Rightarrow inst b,
              complete => complete_inst, product => product_inst
end inst;
-- pragma translate_off
configuration DW_mult_seq_inst_cfg_inst of DW_mult_seq_inst is
  for inst
  end for;
end DW mult seg inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW mult seq inst(inst clk, inst rst n, inst hold, inst start, inst a,
                        inst b, complete inst, product inst );
  parameter inst_a_width = 8;
  parameter inst b width = 8;
 parameter inst_tc_mode = 0;
  parameter inst_num_cyc = 3;
 parameter inst rst mode = 0;
  parameter inst_input_mode = 1;
 parameter inst_output_mode = 1;
  parameter inst_early_start = 0;
// Please add +incdir+$SYNOPSYS/dw/sim_ver+ to your verilog simulator
// command line (for simulation).
  input inst clk;
  input inst_rst_n;
  input inst_hold;
  input inst start;
  input [inst_a_width-1 : 0] inst_a;
  input [inst_b_width-1 : 0] inst_b;
  output complete_inst;
  output [inst_a_width+inst_b_width-1 : 0] product_inst;
// Instance of DW_mult_seq
  DW_mult_seq #(inst_a_width,
                                inst_b_width,
                                                 inst_tc_mode,
                                                                 inst_num_cyc,
                inst rst mode,
                                 inst input mode,
                                                     inst output mode,
                inst_early_start)
    U1 (.clk(inst_clk),
                          .rst_n(inst_rst_n),
                                                 .hold(inst_hold),
        .start(inst start), .a(inst a),
                                            .b(inst b),
        .complete(complete_inst), .product(product_inst));
endmodule
```

Copyright Notice and Proprietary Information

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com

10