

# DW\_pulseack\_sync

# Pulse Synchronizer with Acknowledge

Version, STAR and Download Information: IP Directory

### **Features and Benefits**

- Fully tested cross-clock domain
- Fully parameterized
- Able to use both positive and negative clock edge for sending clock domain
- Provides for both combinatorial and registered output, via parameter

# init\_s\_n rst\_s\_n clk\_s ack\_s event\_s busy\_s test - - - clk\_d event\_d init\_d\_n rst\_d\_n

### **Description**

DW\_pulseack\_sync provides a low-risk method for transmitting single-clock-cycle pulses between two different clock domains. This component uses clock-

domain-crossing techniques to safely transfer pulses between logic operating on different clocks, as well as providing a busy signal and acknowledge to guarantee the pulse has arrived in the destination domain.

Simulation models are available in Verilog and VHDL. Synthesizable source is available in Verilog.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk_s	1	Input	Source clock
rst_s_n	1	Input	Asynchronous source reset
init_s_n	1	Input	Synchronous source reset
event_s	1	Input	Input pulse
busy_s	1	Output	busy_s is active high while the transmitted pulse and the acknowledge are in transit
ack_s	1	Output	ack_s is active high when the transmitted pulse has traveled to the destination domain and returned to the transmitting domain; active for one clock cycle
clk_d	1	Input	Destination clock
rst_d_n	1	Input	Asynchronous destination reset
init_d_n	1	Input	Synchronous destination reset
event_d	1	Output	Output pulse
test	1	Input	Scan test mode select input

Table 1-2 Parameter Description

Parameter	Values	Description	
reg_event	0 to 1 Default: 1	0 – no register on output 1 – register event_d output	
reg_ack	0 to 1 Default: 1	0 – ack_s has combination logic, but latency is 1 cycle sooner 1 – ack_s is retimed to eliminate combinational logic in the output; requires an additional clock cycle of delay	
ack_delay	0 to 1 Default: 1	0 – ack_s has combination logic, but latency is 1 cycle sooner 1 – ack_s is retimed so there is no logic between register and port, but event is delayed 1 cycle	
f_sync_type	0 to 4 Default: 2	0 – single clock design clk_d=clk_s  1 – negedge to posedge sync  2 – posedge to posedge sync  3 – 3 posedge registers in destination domain  4 – 4 posedge registers in destination domain	
r_sync_type	0 to 4 Default: 2	0 – single clock design clk_d=clk_s 1 – negedge to posedge sync 2 – posedge to posedge sync 3 – 3 posedge registers in destination domain 4 – 4 posedge registers in destination domain	
tst_mode	0 to 2 Default: 0	0 – no test latch insertion 1 – hold latch using negedge flop 2 – hold latch using active low latch	
verif_en	0 to 4 Default: 1	0 = no sampling errors inserted 1 = sampling errors are randomly inserted with 0 or up to 1 destination clock cycle delays 2 = sampling errors are randomly inserted with 0, 0.5, 1, or 1.5 destination clock cycle delays 3 = sampling errors are randomly inserted with 0, 1, 2, or 3 destination clock cycle delays 4 = sampling errors are randomly inserted with 0 or up to 0.5 destination clock cycle delays	

### Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare

Table 1-4 Simulation Models

Model	Function
DW03.DW_PULSEACK_SYNC_SIM	Architectural name for VHDL simulation without missamplings.
DW03.DW_PULSEACK_SYNC_SIM_MS	Architectural name for VHDL simulation with missamplings enabled. (See "Simulation Methodology" for details.)
dw/dw03/src/DW_pulseack_sync_sim.vhd	VHDL simulation model source code (modeling RTL)
dw/sim_ver/DW_pulseack_sync_1c.v	Verilog simulation model source code


### Simulation Methodology

The underlying pulse synchronization methodology implements a clock boundary missampling technique which allows for robust simulation of designs implementing this component. The Verilog model transparently uses missampling based on the parameters provided at compile/simulation time. The VHDL has a configuration which specifies the desired missampling model. For missampling to work with VHDL, the correct configuration must be selected at compile/run time.

# **Functional Description**

The DW\_pulseack\_sync synchronizer provides a method of passing event information from one clock domain to another and acknowledgement that the pulse was recognized in the destination domain. Using a Non-Return-to-Zero (NRZ) event generator (that is, a toggle register) triggered by the input, event\_s, in the source clock domain, the destination domain synchronizes the NRZ event signal (using an instance of DW\_sync) and then detects the NRZ event (that is, a toggle of the signal) and presents an active high output on event\_d for once cycle of clk\_d to signal the detected event.

Figure 1-1 DW\_pulse\_sync Dual-clock Pulse Synchronizer Block Diagram



The way in which the event\_s input triggers events depends on the value of the parameter, *pulse\_mode*.

Table 1-5 pulse\_mode Parameter Trigger Method

pulse_mode	Trigger Method	
0	Trigger an even for each clock cycle that event_s is high	
1	Trigger an even for each clock cycle when event_s is high AND event_s was low for the previous clock (rising edge detect)	
2	Trigger an even for each clock cycle when event_s is low AND event_s was high for the previous clock (falling edge detect)	
3	Trigger an even for each clock cycle when event_s is different than it was for the previous clock (double edge detect)	

Although there are no required clock frequency relationship between the source and destination clocks, the rate of events that the synchronizer can reliably pass is restricted by the frequency of the destination clock. The time between NRZ events between the domains must not approach one clock period of clk\_d plus some adequate setup time of a synchronization register. To be safe, it's best to allow at least two periods of clk\_d between any two consecutive events.

To avoid unwanted events, both domains should be reset.

# **Related Topics**

- Memory Registers Overview
- DesignWare Building Block IP Documentation Overview

# **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE, WORK;
use IEEE.std logic 1164.all;
use DWARE.DW_Foundation_comp.all;
entity DW_pulseack_sync_inst is
      generic (
        inst reg event : NATURAL := 1;
        inst_reg_ack : NATURAL := 1;
        inst_ack_delay : NATURAL := 0;
        inst_f_sync_type : NATURAL := 2;
        inst_r_sync_type : NATURAL := 2;
        inst_tst_mode : NATURAL := 0;
        inst verif en : NATURAL := 1;
        inst_pulse_mode : NATURAL := 0
        );
      port (
        inst_clk_s : in std_logic;
        inst_rst_s_n : in std_logic;
        inst_init_s_n : in std_logic;
        inst_event_s : in std_logic;
        inst_clk_d : in std_logic;
        inst_rst_d_n : in std_logic;
        inst_init_d_n : in std_logic;
        inst_test : in std_logic;
        busy_s_inst : out std_logic;
        ack s inst : out std logic;
        event_d_inst : out std_logic
    end DW pulseack sync inst;
architecture inst of DW pulseack sync inst is
begin
    -- Instance of DW_pulseack_sync
    U1 : DW pulseack sync
    generic map ( reg_event => inst_reg_event,
                  reg_ack => inst_reg_ack,
                ack_delay => inst_ack_delay,
                f_sync_type => inst_f_sync_type,
                r_sync_type => inst_r_sync_type,
                tst mode => inst tst mode,
                verif_en => inst_verif_en,
                pulse_mode => inst_pulse_mode )
    port map ( clk_s => inst_clk_s,
               rst_s_n => inst_rst_s_n,
```

```
init_s_n => inst_init_s_n,
             event_s => inst_event_s,
             clk_d => inst_clk_d,
             rst_d_n => inst_rst_d_n,
             init_d_n => inst_init_d_n,
             test => inst_test,
             busy_s => busy_s_inst,
             ack_s => ack_s_inst,
             event_d => event_d_inst );
end inst;
-- pragma translate_off
library DW03;
configuration DW_pulseack_sync_inst_cfg_inst of DW_pulseack_sync_inst is
  for inst
 end for; -- inst
end DW_pulseack_sync_inst_cfg_inst;
-- pragma translate_on
```

### **HDL Usage Through Component Instantiation - Verilog**

```
module DW_pulseack_sync_inst( inst_clk_s, inst_rst_s_n, inst_init_s_n, inst_event_s,
inst clk d,
          inst_rst_d_n, inst_init_d_n, inst_test, busy_s_inst, ack_s_inst,
          event d inst );
parameter reg_event = 1;
parameter reg ack = 1;
parameter ack_delay = 0;
parameter f_sync_type = 2;
parameter r_sync_type = 2;
parameter tst_mode = 0;
parameter verif_en = 1;
parameter pulse mode = 0;
input inst clk s;
input inst_rst_s_n;
input inst_init_s_n;
input inst_event_s;
input inst_clk_d;
input inst_rst_d_n;
input inst_init_d_n;
input inst_test;
output busy_s_inst;
output ack_s_inst;
output event d inst;
    // Instance of DW_pulseack_sync
    DW_pulseack_sync #(reg_event, reg_ack, ack_delay, f_sync_type, r_sync_type,
tst_mode, verif_en, pulse_mode)
      U1 ( .clk_s(inst_clk_s), .rst_s_n(inst_rst_s_n), .init_s_n(inst_init_s_n),
.event_s(inst_event_s), .clk_d(inst_clk_d), .rst_d_n(inst_rst_d_n),
.init_d_n(inst_init_d_n), .test(inst_test), .busy_s(busy_s_inst), .ack_s(ack_s_inst),
.event d(event d inst) );
endmodule
```

## **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com