



# **DesignWare**

## **Building Block IP**

### **Documentation Overview**



## Copyright Notice and Proprietary Information

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <https://www.synopsys.com/company/legal/trademarks-brands.html>.

All other product or company names may be trademarks of their respective owners.

### Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc.  
690 E. Middlefield Road  
Mountain View, CA 94043  
[www.synopsys.com](http://www.synopsys.com)

# Documentation Overview

DesignWare Building Block IP comprise a technology-independent, microarchitecture-level library that is tightly integrated into the Synopsys synthesis environment. This product was formally known as the DesignWare Foundation Library. A more complete introduction is available in [DesignWare Building Block IP Introduction](#).

The following sections list the entire documentation set and datasheets that supports this library:

- [“DesignWare Building Block IP Document List”](#) on page 3
- [“List of DesignWare Building Block IP”](#) on page 5
- [“Obsoleted IP for New Designs”](#) on page 14

Note: This information is now found in the Release Notes.

## 1.1 DesignWare Building Block IP Document List

**Table 1-1 DesignWare Building Block IP Documentation**

<a href="#">DesignWare Building Block IP Release Notes</a>	Contains usage issues for DesignWare Building Block IP Library components (DWBB_201806.0) for Design Compiler O-2018.06.
<a href="#">DesignWare Building Block IP QuickStart</a>	Provides a quick look-up list of things you need to know to get started with the library of DesignWare Building Block IP.
<a href="#">Basic Library Components Overview</a>	Describes the Basic Library components, which provide basic implementations of common arithmetic and combinational logic functions that can be referenced by HDL operators in your VHDL or Verilog source code.
<a href="#">DesignWare Building Block IP User Guide</a>	Explains the use of DesignWare Building Block IP.
<a href="#">DesignWare Building Block IP Application Notes</a>	A compilation of Application Notes that support the DesignWare Building Block IP.
<a href="#">DesignWare Building Block IP Developer Guide</a>	This manual is for silicon suppliers, systems companies, and third party macro and model developers who want to develop technology-specific designs or proprietary components.
<a href="#">Designware GTECH Library Databook</a>	Provides detailed datasheets for the GTECH Library components.
<a href="#">DesignWare Interface and Standards IP Quick Reference Guide</a>	Provides a catalog of information for most DesignWare IP products.

## 1.2 DesignWare minPower Components Documentation

NOTE: DesignWare minPower Components documentation is available on the Synopsys website, and requires access authentication.

**Table 1-2 DesignWare minPower Components Documentation**

<a href="#">DesignWare minPower Components Documentation Overview</a>	Lists the minPower Components documentation, which provide Low Power implementations of common arithmetic functions.
<a href="#">DesignWare minPower Components DC Release Notes</a>	Contains usage issues for DesignWare minPower Components (O-2018.06) for Design Compiler DWBB_201806.0.
<a href="#">DesignWare minPower Components User Guide</a>	Explains the use of DesignWare minPower Components.
<a href="#">DesignWare minPower Components Overview</a>	A listing and brief description of the DesignWare minPower Components. Use this document to access minPower Component datasheets.

## 1.3 Synopsys Common Licensing (SCL)

You can find general SCL information on the following page:

<http://www.synopsys.com/keys>

## 1.4 Additional Information

For additional Synopsys documentation, refer to the following location:

<http://www.synopsys.com/dw/dwlibdocs.php>

For up-to-date information about the latest verification models and synthesizable IP available from Synopsys, visit the DesignWare IP website:

<http://www.synopsys.com/IP>

### 1.4.1 List of DesignWare Building Block IP

The following table provides links to each datasheet. For information about DesignWare Building Block (DWBB) IP that are obsolete for new designs, see “[Obsoleted IP for New Designs](#)” on page 14.

**Table 1-3 List of DesignWare Building Block IP**

IP	Inference Supported?	Description
<b>Application Specific: Control Logic</b> ( <a href="#">Overview</a> )		
<a href="#">DW_arb_2t</a>	No	Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme
<a href="#">DW_arb_dp</a>	No	Arbiter with Dynamic Priority Scheme
<a href="#">DW_arb_fcfs</a>	No	Arbiter with First-Come-First-Served Priority Scheme
<a href="#">DW_arb_rr</a>	No	Arbiter with Round Robin Priority Scheme
<a href="#">DW_arb_sp</a>	No	Arbiter with Static Priority Scheme
<b>Datapath: Arithmetic Components</b> ( <a href="#">Overview</a> )		
<a href="#">DW01_absval</a>	Function	Absolute Value
<a href="#">DW01_add</a>	Operator	Adder
<a href="#">DW01_addsub</a>	Operator	Adder-Subtractor
<a href="#">DW_addsub_dx</a>	No	Duplex Adder/Subtractor with Saturation and Rounding
<a href="#">DW01_ash</a>	Function	Arithmetic Shifter
<a href="#">DW_bin2gray</a>	Function	Binary to Gray Converter
<a href="#">DW01_bsh</a>	Function	Barrel Shifter
<a href="#">DW01_cmp2</a>	Operator	2-Function Comparator
<a href="#">DW01_cmp6</a>	No	6-Function Comparator

**Table 1-3 List of DesignWare Building Block IP (Continued)**

IP	Inference Supported?	Description
DW_cmp_dx	No	Duplex Comparator
DW_cntr_gray	No	Gray Code Counter
DW01_csa	No	Carry Save Adder
DW01_dec	Operator	Decrementer
DW_div	Function/Operator	Combinational Divider
DW_div_sat	Function	Combinational Divider with Saturation
DW_div_pipe	No	Stallable Pipelined Divider
DW_exp2	No	Base 2 Exponential ( $2^a$ )
DW_gray2bin	No	Gray to Binary Converter
DW01_inc	Operator	Incrementer
DW01_incdec	Operator	Incrementer-Decrementer
DW_inc_gray	Function	Gray Incrementer
DW_inv_sqrt	No	Reciprocal of Square-Root
DW_lbsh	Function	Barrel Shifter with Preferred Left Direction
DW_ln	No	Natural Logarithm ( $\ln(a)$ )
DW_log2	No	Base 2 Logarithm ( $\log_2(a)$ )
DW02_mac	Function	Multiplier-Accumulator
DW_minmax	Function	Minimum/Maximum Value
DW02_mult	Function*/Operator	Multiplier * Does not support function inference for VHDL
DW02_multp	No	Partial Product Multiplier
DW02_mult_2_stage	No	Two-Stage Pipelined Multiplier
DW02_mult_3_stage	No	Three-Stage Pipelined Multiplier
DW02_mult_4_stage	No	Four-Stage Pipelined Multiplier
DW02_mult_5_stage	No	Five-Stage Pipelined Multiplier
DW02_mult_6_stage	No	Six-Stage Pipelined Multiplier
DW_mult_dx	No	Duplex Multiplier
DW_mult_pipe	No	Stallable Pipelined Multiplier
DW_norm	No	Normalization for Fractional Input

**Table 1-3 List of DesignWare Building Block IP (Continued)**

IP	Inference Supported?	Description
<a href="#">DW_norm_rnd</a>	No	Normalization and Rounding
<a href="#">DW_piped_mac</a>	No	Pipelined Multiplier-Accumulator
<a href="#">DW02_prod_sum</a>	No	Generalized Sum of Products
<a href="#">DW02_prod_sum1</a>	No	Multiplier-Adder
<a href="#">DW_prod_sum_pipe</a>	No	Stallable Pipelined Generalized Sum of Products
<a href="#">DW_rash</a>	Function	Arithmetic Shifter with Preferred Right Direction
<a href="#">DW_rbsh</a>	Function	Barrel Shifter with Preferred Right Direction
<a href="#">DW01_satrnd</a>	No	Arithmetic Saturation and Rounding Logic
<a href="#">DW_shifter</a>	Function	Combined Arithmetic and Barrel Shifter
<a href="#">DW_sla</a>	No	Arithmetic Shifter with Preferred Left Direction (VHDL style)
<a href="#">DW_sra</a>	No	Arithmetic Shifter with Preferred Right Direction (VHDL style)
<a href="#">DW_square</a>	Function	Integer Squarer
<a href="#">DW_squarep</a>	No	Partial Product Integer Squarer
<a href="#">DW_sqrt</a>	Function/Operator*	Combinational Square Root * Does not support operator inference for Verilog
<a href="#">DW_sqrt_pipe</a>	No	Stallable Pipelined Square Root
<a href="#">DW01_sub</a>	Operator	Subtractor
<a href="#">DW02_sum</a>	Function	Vector Adder
<a href="#">DW02_tree</a>	No	Wallace Tree Compressor
<b>Datapath: Floating Point (<a href="#">Overview</a>)</b>		
<a href="#">DW_fp_add</a>	No	Floating Point Adder
<a href="#">DW_fp_addsub</a>	No	Floating Point Adder/Subtractor
<a href="#">DW_fp_cmp</a>	No	Floating Point Comparator
<a href="#">DW_fp_div</a>	No	Floating Point Divider
<a href="#">DW_fp_div_seq</a>	No	Floating Point Sequential Divider
<a href="#">DW_fp_dp2</a>	No	2-Term Floating Point Dot-product
<a href="#">DW_fp_dp3</a>	No	3-Term Floating Point Dot-product
<a href="#">DW_fp_dp4</a>	No	4-Term Floating Point Dot-product
<a href="#">DW_fp_exp</a>	No	Floating Point Exponential ( $e^a$ )

**Table 1-3 List of DesignWare Building Block IP (Continued)**

IP	Inference Supported?	Description
<a href="#">DW_fp_exp2</a>	No	Floating Point Base-2 Exponential (2a)
<a href="#">DW_fpflt2i</a>	No	Floating Point to Integer Converter
<a href="#">DW_fpi2flt</a>	No	Integer to Floating Point Converter
<a href="#">DW_fp_invsqrt</a>	No	Floating Point Reciprocal of Square Root
<a href="#">DW_fp_ln</a>	No	Floating Point Natural Logarithm (ln(a))
<a href="#">DW_fp_log2</a>	No	Floating Point Base 2 Logarithm ( $\log_2(a)$ )
<a href="#">DW_fp_mac</a>	No	Floating Point Multiply-and-Add
<a href="#">DW_fp_mult</a>	No	Floating Point Multiplier
<a href="#">DW_fp_recip</a>	No	Floating Point Reciprocal (1/a)
<a href="#">DW_fp_sincos</a>	No	Floating Point Sine and Cosine
<a href="#">DW_fp_sqrt</a>	No	Floating Point Square Root
<a href="#">DW_fp_square</a>	No	Floating Point Square
<a href="#">DW_fp_sub</a>	No	Floating Point Subtractor
<a href="#">DW_fp_sum3</a>	No	3-input Floating Point Adder
<a href="#">DW_fp_sum4</a>	No	4-input Floating Point Adder
<b>Datapath: Sequential</b> ( <a href="#">Overview</a> )		
<a href="#">DW_div_seq</a>	No	Sequential Divider
<a href="#">DW_fp_div_seq</a>	No	Floating Point Sequential Divider
<a href="#">DW_mult_seq</a>	No	Sequential Multiplier
<a href="#">DW_sqrt_seq</a>	No	Sequential Square Root
<b>Datapath: Trigonometric</b> ( <a href="#">Overview</a> )		
<a href="#">DW_sincos</a>	No	Combinational Sine - Cosine
<b>Data Integrity</b> ( <a href="#">Overview</a> )		
<a href="#">DW_crc_p</a>	No	Universal Parallel (Combinational) CRC Generator/Checker
<a href="#">DW_crc_s</a>	No	Universal Synchronous (Clocked) CRC Generator/Checker
<a href="#">DW_ecc</a>	No	Error Checking and Correction
<a href="#">DW04_par_gen</a>	Function*	Parity Generator and Checker * Does not support function inference for Verilog



**Table 1-3 List of DesignWare Building Block IP (Continued)**

IP	Inference Supported?	Description
<b>Data Integrity: Coding</b> ( <a href="#">Overview</a> )		
<a href="#">DW_8b10b_dec</a>	No	8b10b Decoder
<a href="#">DW_8b10b_enc</a>	No	8b10b Encoder
<a href="#">DW_8b10b_unbal</a>	No	8b10b Coding Balance Predictor
<b>Digital Signal Processing (DSP)</b> ( <a href="#">Overview</a> )		
<a href="#">DW_fir</a>	No	High-Speed Digital FIR Filter
<a href="#">DW_fir_seq</a>	No	Sequential Digital FIR Filter Processor
<a href="#">DW_iir_dc</a>	No	High-Speed Digital IIR Filter with Dynamic Coefficients
<a href="#">DW_iir_sc</a>	No	High-Speed Digital IIR Filter with Static Coefficients
<a href="#">DW_dct_2d</a>	No	Two Dimensional Discrete Cosine Transform
<a href="#">DW_decode_en</a>	No	Binary Decoder with Enable
<a href="#">DW_thermdec</a>	No	Binary Thermometer Decoder and Enable
<b>Interface: Clock Domain Crossing</b> ( <a href="#">Overview</a> )		
<a href="#">DW_data_qsync_hl</a>	No	Quasi-Synchronous Data Interface for H-to-L Frequency Clocks
<a href="#">DW_data_qsync_lh</a>	No	Quasi-Synchronous Data Interface for L-to-H Frequency Clocks
<a href="#">DW_data_sync</a>	No	Data Bus Synchronizer with Acknowledge
<a href="#">DW_data_sync_na</a>	No	Data Bus Synchronizer without Acknowledge
<a href="#">DW_data_sync_1c</a>	No	Single Clock Filtered Data Bus Synchronizer
<a href="#">DW_fifo_2c_df</a>	No	Dual independent clock FIFO
<a href="#">DW_fifo_s2_sf</a>	No	Synchronous (Dual-Clock) FIFO with Static Flags
<a href="#">DW_fifoctrl_2c_df</a>	No	Family of FIFO Controllers with Dynamic Flags
<a href="#">DW_fifoctrl_s2_sf</a>	No	Synchronous (Dual-Clock) FIFO Controller with Static Flags
<a href="#">DW_gray_sync</a>	No	Gray Coded Synchronizer
<a href="#">DW_pulse_sync</a>	No	Dual Clock Pulse Synchronizer
<a href="#">DW_pulseack_sync</a>	No	Pulse Synchronizer with Acknowledge
<a href="#">DW_reset_sync</a>	No	Reset Sequence Synchronizer
<a href="#">DW_stream_sync</a>	No	Data Stream Synchronizer

**Table 1-3 List of DesignWare Building Block IP (Continued)**

IP	Inference Supported?	Description
<a href="#">DW_sync</a>	No	Single Clock Data Bus Synchronizer
<b>Logic: Combinational Components</b> ( <a href="#">Overview</a> )		
<a href="#">DW01_binenc</a>	Function	Binary Encoder
<a href="#">DW01_bsh</a>	Function	Barrel Shifter
<a href="#">DW01_decode</a>	Function	Decoder
<a href="#">DW_lod</a>	Function	Leading One's Detector
<a href="#">DW_lsd</a>	Function	Leading Signs Detector
<a href="#">DW_lza</a>	Function	Leading Zero's Anticipator
<a href="#">DW_lzd</a>	Function	Leading Zero's Detector
<a href="#">DW01_mux_any</a>	No	Universal Multiplexer
<a href="#">DW_pricod</a>	Function	Priority Coder
<a href="#">DW01_prienc</a>	Function	Priority Encoder
<b>Logic: Sequential Components</b> ( <a href="#">Overview</a> )		
<a href="#">DW03_bictr_dcnto</a>	No	Up/Down Binary Counter with Dynamic Count-to Flag
<a href="#">DW03_bictr_scnto</a>	No	Up/Down Binary Counter with Static Count-to Flag
<a href="#">DW03_bictr_decode</a>	No	Up/Down Binary Counter with Output Decode
<a href="#">DW_dpll_sd</a>	No	Digital Phase Locked Loop
<a href="#">DW03_lfsr_dcnto</a>	No	LFSR Counter with Dynamic Count-to Flag
<a href="#">DW03_lfsr_scnto</a>	No	LFSR Counter with Static Count-to Flag
<a href="#">DW03_lfsr_load</a>	No	LFSR Counter with Loadable Input
<a href="#">DW03_lfsr_updn</a>	No	LFSR Up/Down Counter
<a href="#">DW03_updn_ctr</a>	No	Up/Down Counter

**Table 1-3 List of DesignWare Building Block IP (Continued)**

IP	Inference Supported?	Description
<b>Memory: FIFO (Overview)</b>		
<a href="#">DW_asymdata_inbuf</a>	No	Asymmetric Data Input Buffer
<a href="#">DW_asymdata_outbuf</a>	No	Asymmetric Data Output Buffer
<a href="#">DW_asymfifo_s1_df</a>	No	Asymmetric I/O Synchronous (Single Clock) FIFO with Dynamic Flags
<a href="#">DW_asymfifo_s1_sf</a>	No	Asymmetric I/O Synchronous (Single Clock) FIFO with Static Flags
<a href="#">DW_asymfifo_s2_sf</a>	No	Asymmetric Synchronous (Dual-Clock) FIFO with Static Flags
<a href="#">DW_fifo_2c_df</a>	No	Dual independent clock FIFO
<a href="#">DW_fifo_s1_df</a>	No	Synchronous (Single Clock) FIFO with Dynamic Flags
<a href="#">DW_fifo_s1_sf</a>	No	Synchronous (Single Clock) FIFO with Static Flags
<a href="#">DW_fifo_s2_sf</a>	No	Synchronous (Dual-Clock) FIFO with Static Flags
<b>Memory: FIFO Controllers</b>		
<a href="#">DW_asymfifoctrl_s1_df</a>	No	Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Dynamic Flags
<a href="#">DW_asymfifoctrl_s1_sf</a>	No	Asymmetric I/O Synchronous (Single Clock) FIFO Controller with Static Flags
<a href="#">DW_asymfifoctrl_s2_sf</a>	No	Asymmetric Synchronous (Dual-Clock) FIFO Controller with Static Flags
<a href="#">DW_asymfifoctrl_2c_df</a>	No	Asymmetric Dual-Clock FIFO Controller with Dynamic Flags
<a href="#">DW_fifoctrl_2c_df</a>	No	Family of FIFO Controllers with Dynamic Flags
<a href="#">DW_fifoctrl_s1_df</a>	No	Synchronous (Single Clock) FIFO Controller with Dynamic Flags
<a href="#">DW_fifoctrl_s1_sf</a>	No	Synchronous (Single-Clock) FIFO Controller with Static Flags
<a href="#">DW_fifoctrl_s2_sf</a>	No	Synchronous (Dual-Clock) FIFO Controller with Static Flags

**Table 1-3 List of DesignWare Building Block IP (Continued)**

IP	Inference Supported?	Description
<b>Memory: Registers</b> ( <a href="#">Overview</a> )		
<a href="#">DW03_pipe_reg</a>	No	Pipeline Register
<a href="#">DW_pl_reg</a>	No	Pipeline Register
<a href="#">DW03_reg_s_pl</a>	No	Register with Synchronous Enable Reset
<a href="#">DW03_shftreg</a>	No	Shift Register
<a href="#">DW04_shad_reg</a>	No	Shadow and Multi-bit Register
<b>Memory: SRAMs</b>		
<a href="#">DW_ram_r_w_s_dff</a>	No	Synchronous Write-Port, Asynchronous Read-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_r_w_s_lat</a>	No	Synchronous Write-Port, Asynchronous Read-Port RAM (Latch-Based)
<a href="#">DW_ram_2r_2w_s_dff</a>	No	Synch. Dual Write-Port, Async Dual Read-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_2r_w_s_dff</a>	No	Synchronous Write-Port, Async Dual Read-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_2r_w_s_lat</a>	No	Synchronous Write-Port, Async Dual Read-Port RAM (Latch-Based)
<a href="#">DW_ram_rw_s_dff</a>	No	Synchronous Single-Port, Read/Write RAM (Flip-Flop-Based)
<a href="#">DW_ram_rw_s_lat</a>	No	Synchronous Single-Port, Read/Write RAM (Latch-Based)
<a href="#">DW_ram_r_w_a_dff</a>	No	Asynchronous Dual-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_r_w_a_lat</a>	No	Asynchronous Dual-Port RAM (Latch-Based)
<a href="#">DW_ram_2r_w_a_dff</a>	No	Write-Port, Dual-Read-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_2r_w_a_lat</a>	No	Write-Port, Dual-Read-Port RAM (Latch-Based)
<a href="#">DW_ram_rw_a_dff</a>	No	Asynchronous Single-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_rw_a_lat</a>	No	Asynchronous Single-Port RAM (Latch-Based)
<b>Memory: Stacks</b>		
<a href="#">DW_stack</a>	No	Synchronous (Single-Clock) Stack
<a href="#">DW_stackctl</a>	No	Synchronous (Single Clock) Stack Controller
<b>Test: JTAG</b> ( <a href="#">Overview</a> )		
<a href="#">DW_tap</a>	No	TAP Controller

**Table 1-3 List of DesignWare Building Block IP (Continued)**

IP	Inference Supported?	Description
<a href="#">DW_tap_uc</a>	No	TAP Controller with USERCODE Support
<a href="#">DW_bc_1</a>	No	Boundary Scan Cell Type BC_1
<a href="#">DW_bc_2</a>	No	Boundary Scan Cell Type BC_2
<a href="#">DW_bc_3</a>	No	Boundary Scan Cell Type BC_3
<a href="#">DW_bc_4</a>	No	Boundary Scan Cell Type BC_4
<a href="#">DW_bc_5</a>	No	Boundary Scan Cell Type BC_5
<a href="#">DW_bc_7</a>	No	Boundary Scan Cell Type BC_7
<a href="#">DW_bc_8</a>	No	Boundary Scan Cell Type BC_8
<a href="#">DW_bc_9</a>	No	Boundary Scan Cell Type BC_9
<a href="#">DW_bc_10</a>	No	Boundary Scan Cell Type BC_10
<b>Datapath Functions</b> ( <a href="#">Overview</a> )		
<a href="#">DWF_dp_absval</a>	Function	Returns the absolute value (magnitude) of an argument
<a href="#">DWF_dp_blend</a>	Function	Implements an alpha blender or linear interpolator
<a href="#">DWF_dp_count_ones</a>	Function	Performs ones count in argument
<a href="#">DWF_dp_mult_comb</a>	Function	Performs a combined unsigned/signed multiply
<a href="#">DWF_dp_mult_comb_ovfldet</a>	Function	Performs a combined unsigned/signed multiply and overflow detection
<a href="#">DWF_dp_mult_comb_sat</a>	Function	Performs a combined unsigned/signed multiply and saturation
<a href="#">DWF_dp_mult_ovfldet</a>	Function	Performs a multiplication with overflow detection
<a href="#">DWF_dp_mult_sat</a>	Function	Performs a multiplication and saturation
<a href="#">DWF_dp_rnd</a>	Function	Performs arithmetic rounding
<a href="#">DWF_dp_rndsatsat</a>	Function	Performs arithmetic rounding and saturation
<a href="#">DWF_dp_sat</a>	Function	Performs arithmetic saturation
<a href="#">DWF_dp_sign_select</a>	Function	Performs sign selection / conditional two's complement

**Table 1-3 List of DesignWare Building Block IP (Continued)**

IP	Inference Supported?	Description
<a href="#">DWF_dp_simd_add</a>	Function	Implements SIMD adder
<a href="#">DWF_dp_simd_addc</a>	Function	Implements SIMD adder with carry
<a href="#">DWF_dp_simd_mult</a>	Function	Implements SIMD multiplier
<a href="#">DWF_dp_sub_abs</a>	Function	Performs a subtraction and returns its absolute value (magnitude)

### 1.4.2 Obsoleted IP for New Designs

For information on DesignWare Building Block IP that is in the process of being obsoleted, refer to “Obsoleted IP for New Designs” in the [DesignWare Building Block IP Release Notes](#).