

DW_ram_rw_a_lat

Asynchronous Single-Port RAM (Latch-Based)

Version, STAR and Download Information: IP Directory

Features and Benefits

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation

rw_addr data_in data_out cs_n wr_n rst_n

Description

DW_ram_rw_a_lat implements a parameterized, asynchronous, single-port static RAM.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rw_addr	ceil(log ₂ [depth]) bit(s)	Input	Address bus
data_in	data_width bit(s)	Input	Input data bus
data_out	data_width bit(s)	Output	Output data bus

Table 1-2 Parameter Description

Parameter	Values	Description
data_width	1 to 256 Default = none	Width of data_in and data_out buses
depth	2 to 256 Default = none	Number of words in the memory array (address width)
rst_mode	0 or 1 Default = 1	Determines if the rst_n input is used. 0 = rst_n initializes the RAM, 1 = rst_n is not connected

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

Table 1-4 Simulation Models

Model	Function	
DW06.DW_RAM_RW_A_LAT_CFG_SIM	VHDL simulation configuration	
dw/dw06/src/DW_ram_rw_a_lat_sim.vhd	VHDL simulation model source code	
dw/sim_ver/DW_ram_rw_a_lat.v	Verilog simulation model source code	

The write data enters the RAM through the data_in input port, and is read out at the data_out port. The RAM is constantly reading regardless of the state of cs_n.

The rw_addr port is used to address the *depth* words in memory. For addresses beyond the maximum depth (for example, $rw_addr = 7$ hex and depth = 6), the $data_out$ bus is driven LOW. No warnings are given during simulations when an address beyond the scope of *depth* is used.



This component contains enable signals for internal latches that are derived from the wr_n port. To keep hold times to a minimum, you should consider instances of this component to be individual floorplanning elements

Chip Selection, Reading and Writing

The cs_n input is the chip select, active low signal that enables the RAM to always be read.

When cs_n and wr_n (write enable, active low) are both LOW, the data_in is transparent to the memory cell being accessed (data_in equals data_out). Data is captured into the memory cell on the LOW to HIGH transition of wr_n.

When cs_n is HIGH, the RAM is disabled, and the data_out bus is driven LOW.

Reset

rst_n

This signal is an active-low input that initializes the RAM to zeros if the rst_mode parameter is set to 0, independent of the value of cs_n. If the rst_mode parameter is set to 1, rst_n does not affect the RAM, and should be tied HIGH or LOW. In this case, synthesis optimizes the design, and does not use the rst_n signal.



If the technology library being used does not contain an active low D-latch with clear, synthesis gates the inputs of a D-latch with the rst_n signal, increasing the area of the design.

Application Notes


DW_ram_rw_a_lat is intended to be used as a small scratch-pad memory or register file. Because DW_ram_rw_a_lat is built from the cells within the ASIC cell library, it should be kept small to obtain an efficient implementation. If a larger memory is required, you should consider using a hard macro RAM from the ASIC library in use.

Timing Waveforms

The figures in this section show timing diagrams for various conditions of DW_ram_rw_a_lat.


Figure 1-1 Instantiated RAM Timing Waveforms

Write Timing, wr_n controlled, cs_n = 0; address valid before wr_n transition to low




^{*} data_out reflects transparency of latch-based memory when wr_n is low.

Read Timing, address controlled, rst_n = 1, cs_n = 1




Read Port Timing, csn controlled



^{**} data_out is captured by latches when wr_n goes high.

Figure 1-2 RAM Reset Timing Waveforms

Asynchronous Reset, rst_mode = 0, cs_n = 0 (if rst_mode = 1, reset is not connected)



¹ Internal RAM Data is the array of memory bits; the memory is not available to users.

Related Topics

- Memory Synchronous RAMs Listing
- DesignWare Building Block IP Documentation Overview

SolvNet

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW_ram_rw_a_lat_inst is
  generic (inst data width : INTEGER := 8;
           inst_depth
                           : INTEGER := 8;
           inst_rst_mode : INTEGER := 1 );
  port (inst_rst_n : in std_logic;
        inst_cs_n : in std_logic;
        inst_wr_n
                    : in std_logic;
        inst rw addr : in std logic vector(bit width(inst depth)-1 downto 0);
        inst_data_in : in std_logic_vector(inst_data_width-1 downto 0);
        data_out_inst: out std_logic_vector(inst_data_width-1 downto 0) );
end DW ram rw a lat inst;
architecture inst of DW_ram_rw_a_lat_inst is
begin
  -- Instance of DW_ram_rw_a_lat
  U1 : DW_ram_rw_a_lat
    generic map (data width => inst data width,
                                                depth => inst depth,
                 rst_mode => inst_rst_mode )
    port map (rst_n => inst_rst_n, cs_n => inst_cs_n,
                                                        wr_n => inst_wr_n,
              rw addr => inst rw addr, data in => inst data in,
              data_out => data_out_inst );
end inst;
-- pragma translate_off
configuration DW_ram_rw_a_lat_inst_cfg_inst of DW_ram_rw_a_lat_inst is
  for inst
  end for; -- inst
end DW ram rw a lat inst cfg inst;
-- pragma translate_on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW_ram_rw_a_lat_inst(inst_rst_n, inst_cs_n, inst_wr_n, inst_rw_addr,
                            inst_data_in, data_out_inst );
  parameter data_width = 8;
  parameter depth = 8;
 parameter rst_mode = 1;
  `define bit_width_depth 3 // ceil(log2(depth))
  input inst_rst_n;
  input inst_cs_n;
  input inst_wr_n;
  input [`bit_width_depth-1 : 0] inst_rw_addr;
  input [data_width-1 : 0] inst_data_in;
  output [data_width-1 : 0] data_out_inst;
  // Instance of DW_ram_rw_a_lat
  DW_ram_rw_a_lat #(data_width, depth, rst_mode)
    U1 (.rst_n(inst_rst_n),
                             .cs_n(inst_cs_n),
                                                   .wr_n(inst_wr_n),
                                  .data_in(inst_data_in),
        .rw_addr(inst_rw_addr),
        .data_out(data_out_inst) );
endmodule
```

Synopsys, Inc.

Copyright Notice and Proprietary Information

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com