



# DW01\_prienc

## **Priority Encoder**

Version, STAR and Download Information: IP Directory

#### **Features and Benefits**

- Parameterized word length
- Inferable using a function call



## **Description**

DW01\_prienc encodes the input port A to a binary value on output port INDEX. The encoded value of A is determined by the bit position of the most significant 1 bit. All bits on A lower than the most significant 1 bit are "don't care".

The acceptable values for  $INDEX\_width$  are greater than or equal to  $ceil(log_2[A\_width])$ , as described in Table 1-2. However, the recommended value for  $INDEX\_width$  is  $ceil(log_2[A\_width+1])$ . With this value, the output INDEX can cover all the possible legal values. Note that if  $INDEX\_width$  is equal to  $ceil(log_2[A\_width])$  with  $A\_width$  greater than 1, all 0s on pin A would result in the same INDEX output value as when a 1 is on the most significant bit of pin A.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function		
Α	A_width	Input	Input data		
INDEX	IDEX INDEX_width		Binary encoded output data		

Table 1-2 Parameter Description

Parameter	Values	Description		
A_width	≥ 1	Word length of input A		
INDEX_width	≥ ceil(log <sub>2</sub> [ <i>A_width</i> ])	Word length of output INDEX		

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required		
str	Synthesis model	DesignWare		
cla <sup>a</sup>	Synthesis model	DesignWare		
aot	Synthesis model	DesignWare		

a. The 'cla' implementation is only available when A\_width  $\leq$  512.

Table 1-4 Simulation Models

Model	Function		
DW01.DW01_PRIENC_CFG_SIM	Design unit name for VHDL simulation		
dw/dw01/src/DW01_prienc_sim.vhd	VHDL simulation model source code		
dw/sim_ver/DW01_prienc.v	Verilog simulation model source code		

Table 1-5 Truth Table (A\_WIDTH = 8, INDEX\_WIDTH = 4)

A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	INDEX(3:0)
0	0	0	0	0	0	0	0	0000
0	0	0	0	0	0	0	1	0001
0	0	0	0	0	0	1	Х	0010
0	0	0	0	0	1	Х	Х	0011
0	0	0	0	1	Х	Х	Х	0100
0	0	0	1	Х	Х	Х	Х	0101
0	0	1	Х	Х	Х	Х	Х	0110
0	1	Х	Х	Х	Х	Х	Х	0111
1	Х	X	X	Х	Х	X	Х	1000

# **Related Topics**

- Logic Combinational Overview
- DesignWare IP Building Block Documentation Overview

### **HDL Usage Through Function Inferencing - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use IEEE.std_logic_arith.all;
use DWARE.DW foundation arith.all;
entity DW01_prienc_func is
  generic(func_A_width : integer := 8;func_INDEX_width : integer := 4);
  port(func_A: in std_logic_vector(func_A_width-1 downto 0);
       INDEX_func, INDEX_func_TC, INDEX_func_UNS: out
        std_logic_vector(func_INDEX_width-1 downto 0));
end DW01_prienc_func;
architecture func of DW01_prienc_func is
begin
  INDEX_func <= DWF_prienc(func_A, func_INDEX_width);</pre>
  INDEX_func_TC <= std_logic_vector(DWF_prienc(signed(func_A),</pre>
                                                 func_INDEX_width));
  INDEX_func_UNS <= std_logic_vector(DWF_prienc(unsigned(func_A),</pre>
                                                   func_INDEX_width));
end func;
```

### **HDL Usage Through Function Inferencing - Verilog**

```
module DW01_prienc_func (func_A, INDEX_func);
  parameter func_A_width = 8;
  parameter func_INDEX_width = 4;

// Passes the widths to the prienc function
  parameter A_width = func_A_width;
  parameter INDEX_width = func_INDEX_width;

// Please add search_path = search_path + {synopsys_root + "/dw/sim_ver"}

// to your .synopsys_dc.setup file (for synthesis) and add

// +incdir+$SYNOPSYS/dw/sim_ver+ to your verilog simulator command line

// (for simulation).

`include "DW01_prienc_function.inc"

input [func_A_width-1:0] func_A;
  output [func_INDEX_width-1:0] INDEX_func;
  assign INDEX_func = DWF_prienc(func_A);
```

Synopsys, Inc.

### **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW01_prienc_inst is
  generic (inst_A_width : POSITIVE := 8;
           inst_INDEX_width : POSITIVE := 4);
  port (inst_A : in std_logic_vector(inst_A_width-1 downto 0);
        INDEX_inst : out std_logic_vector(inst_INDEX_width-1 downto 0));
end DW01_prienc_inst;
architecture inst of DW01_prienc_inst is
begin
  -- Instance of DW01 prienc
  U1 : DW01_prienc
    generic map ( A_width => inst_A_width, INDEX_width => inst_INDEX_width )
    port map ( A => inst_A, INDEX => INDEX_inst );
end inst;
-- pragma translate_off
configuration DW01_prienc_inst_cfg_inst of DW01_prienc_inst is
  for inst
  end for; -- inst
end DW01 prienc inst cfg inst;
-- pragma translate_on
```

### **HDL Usage Through Component Instantiation - Verilog**

```
module DW01_prienc_inst( inst_A, INDEX_inst );

parameter A_width = 8;
parameter INDEX_width = 4;

input [A_width-1 : 0] inst_A;
output [INDEX_width-1 : 0] INDEX_inst;

// Instance of DW01_prienc
DW01_prienc #(A_width, INDEX_width)
    U1 ( .A(inst_A), .INDEX(INDEX_inst) );

endmodule
```

### **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com