

# DW\_ram\_r\_w\_a\_dff

# Asynchronous Dual-Port RAM (Flip-Flop-Based)

Version, STAR and Download Information: IP Directory

#### **Features and Benefits**

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation
- High testability using DFT Compiler

# wr\_addr rd\_addr data\_in data\_out cs\_n wr\_n test\_mode test\_clk rst\_n

## **Description**

DW\_ram\_r\_w\_a\_dff implements a parameterized, asynchronous, dual-port static RAM.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
test_mode	1 bit	Input	Enables test_clk
test_clk	1 bit	Input	Test clock to capture data during test_mode
rd_addr	ceil(log <sub>2</sub> [depth]) bit(s)	Input	Read address bus
wr_addr	ceil(log <sub>2</sub> [depth]) bit(s)	Input	Write address bus
data_in	data_width bit(s)	Input	Input data bus
data_out	data_width bit(s)	Output	Output data bus

**Table 1-2** Parameter Description

Parameter	Values	Description
data_width	1 to 256 Default = none	Width of data_in and data_out buses
depth	2 to 256 Default = none	Number of words in the memory array (address width)
rst_mode	0 or 1 Default = 1	Determines if the rst_n input is used.  0 = rst_n initializes the RAM,  1 = rst_n is not connected

#### Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl <sup>a</sup>	Synthesis model	DesignWare

a. The implementation, "rtl," replaces the obsolete implementation, "str." Existing designs that specify the obsolete implementation ("str") will automatically have that implementation replaced by the new superseding implementation ("rtl") as will be noted by an information message (SYNDB-36) generated during DC compilation.

#### Table 1-4 Simulation Models

Model	Function	
DW06.DW_RAM_R_W_A_DFF_CFG_SIM	VHDL simulation configuration	
dw/dw06/src/DW_ram_r_w_a_dff_sim.vhd	VHDL simulation model source code	
dw/sim_ver/DW_ram_r_w_a_dff.v	Verilog simulation model source code	

The write data enters the RAM through the data\_in input port, and is read out at the data\_out port. The RAM is constantly reading regardless of the state of cs\_n.

The rd\_addr and wr\_addr ports are used to address the *depth* words in memory. For read addresses beyond the maximum depth (for example, rd\_addr = 7 and depth = 6), then the data\_out bus is driven LOW. For wr\_addr beyond the maximum depth, nothing occurs and the data is lost. No warnings are given during simulations when an address beyond the scope of *depth* is used.



This component contains clock signals for internal flip-flops that are derived from the  $wr_n$  and  $test_clk$  ports. To keep hold times and internal clock skews to a minimum, you should consider instances of this component to be individual floorplanning elements.

## Chip Selection, Reading and Writing

The cs\_n input is the chip select, active low signal that enables data to be written to the RAM. The RAM is constantly reading, regardless of the state of cs\_n.

When cs\_n is LOW and there is a low-to-high transition of the write enable, wr\_n, data is written to the RAM on the rising edge of wr\_n or cs\_n. If rd\_addr and wr\_addr are the same values, data passes through the RAM (data\_in equals data\_out) after the low-to-high transition of wr\_n.

When cs\_n is high, writing to the RAM is disabled.

#### Reset

The rst\_n port is an active low input that initializes the RAM to zeros if the rst\_mode parameter is set to 0, independent of the value of cs\_n. If the rst\_mode parameter is set to 1, rst\_n does not affect the RAM, and should be tied HIGH or LOW. In this case, synthesis optimizes the design, and does not use the rst\_n signal.

## Making the RAM Scannable

DW\_ram\_r\_w\_a\_dff may be made scannable using DFT Compiler. Use the set\_test\_hold 1 test\_mode command before insert\_scan.

The test\_mode signal, when active (HIGH), selects the test\_clk port to control the capture of data into the RAM. The test\_mode signal may be tied LOW if a scannable design is not required. When test\_mode is driven LOW, synthesis optimizes the design, and does not connect the test\_mode and test\_clk signals.



For scannable designs, the test\_mode signal should only be active during scan shifting (when scan enable is active). When test\_mode is active, all RAM addresses are written with the data\_in value at the rising edge of test\_clk. When test\_mode and scan enable are both active, the data currently in the RAM are shifted out for viewing the state of the RAM.

# **Application Notes**


DW\_ram\_r\_w\_a\_dff is intended to be used as small scratch-pad memory or register file. Because DW\_ram\_r\_w\_a\_dff is built from the cells within the ASIC cell library, it should be kept small to obtain an efficient implementation. If a larger memory is required, you should consider using a hard macro RAM from the ASIC library in use.

### **Timing Waveforms**

The figures in this section show timing diagrams for various conditions of DW\_ram\_r\_w\_a\_dff.

Figure 1-1 Instantiated RAM Timing Waveforms

Write Timing, wr\_n controlled, rst\_mode = 1, cs\_n = 0, address valid before wr\_n transition to low



Read Timing, address controlled, rst\_mode = 1, cs\_n = don't care





Figure 1-2 RAM Reset Timing Waveform

Asynchronous Reset, rst\_mode = 1, cs\_n = 0



<sup>&</sup>lt;sup>1</sup> Internal RAM Data is the array of memory bits; the memory is not available to users.

# **Related Topics**

- Memory Synchronous RAMs Listing
- DesignWare Building Block IP Documentation Overview

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW_ram_r_w_a_dff_inst is
  generic (inst data width : INTEGER := 8;
           inst depth
                          : INTEGER := 8;
           inst_rst_mode : INTEGER := 0 );
  port (inst_rst_n : in std_logic;
                      : in std_logic;
        inst_cs_n
                    : in std_logic;
        inst_wr_n
        inst test mode : in std logic;
        inst_test_clk : in std_logic;
        inst rd addr : in std logic vector(bit width(inst depth)-1 downto 0);
        inst wr addr: in std logic vector(bit width(inst depth)-1 downto 0);
        inst_data_in : in std_logic_vector(inst_data_width-1 downto 0);
        data_out_inst: out std_logic_vector(inst_data_width-1 downto 0) );
end DW_ram_r_w_a_dff_inst;
architecture inst of DW_ram_r_w_a_dff_inst is
begin
  -- Instance of DW_ram_r_w_a_dff
  U1 : DW ram r w a dff
    generic map (data width => inst data width,
                                                depth => inst depth,
                 rst_mode => inst_rst_mode )
    port map (rst n => inst rst n, cs n => inst cs n, wr n => inst wr n,
              test mode => inst test mode, test clk => inst test clk,
              rd_addr => inst_rd_addr, wr_addr => inst_wr_addr,
              data_in => inst_data_in,
                                       data out => data out inst );
end inst;
-- pragma translate off
configuration DW_ram_r_w_a_dff_inst_cfg_inst of DW_ram_r_w_a_dff_inst is
  for inst
  end for: -- inst
end DW_ram_r_w_a_dff_inst_cfg_inst;
-- pragma translate_on
```

# **HDL Usage Through Component Instantiation - Verilog**

```
module DW_ram_r_w_a_dff_inst(inst_rst_n, inst_cs_n, inst_wr_n,
                             inst test mode, inst test clk, inst rd addr,
                             inst_wr_addr, inst_data_in, data_out_inst );
  parameter data width = 8;
 parameter depth = 8;
  parameter rst_mode = 0;
  `define bit_width_depth 3 // ceil(log2(depth))
  input inst_rst_n;
  input inst_cs_n;
  input inst_wr_n;
  input inst_test_mode;
  input inst test clk;
  input [`bit_width_depth-1 : 0] inst_rd_addr;
  input [`bit_width_depth-1 : 0] inst_wr_addr;
  input [data_width-1 : 0] inst_data_in;
  output [data_width-1 : 0] data_out_inst;
  // Instance of DW_ram_r_w_a_dff
  DW_ram_r_w_a_dff #(data_width,
                                   depth,
                                            rst_mode)
    U1 (.rst_n(inst_rst_n),
                                                   .wr_n(inst_wr_n),
                              .cs_n(inst_cs_n),
        .test_mode(inst_test_mode),
                                      .test_clk(inst_test_clk),
        .rd_addr(inst_rd_addr),
                                 .wr_addr(inst_wr_addr),
        .data_in(inst_data_in),
                                 .data_out(data_out_inst) );
endmodule
```

### **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com