


# DW\_mult\_dx

# **Duplex Multiplier**

Version, STAR and Download Information: IP Directory

## **Features and Benefits**

- Selectable single full-width multiplier (simplex) or two parallel smallerwidth multiplier (duplex) operations
- Area and delay are similar to those of the DW02\_mult Wallace architecture
- Selectable number system (unsigned or two's complement)
- Parameterized full word width
- Parameterized partial word width (allowing for asymmetric partial width operations)



## **Description**

DW\_mult\_dx performs multiplication of the operands a and b as either:

- A single product of *width* bits, or
- Two separated products (one of p1\_width by p1\_width, and one of p2\_width by p2\_width, where p2\_width = width p1\_width).

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
a	width bit(s)	Input	Input data
b	width bit(s)	Input	Input data
tc	1 bit	Input	Two's complement control
dplx	1 bit	Input	Duplex mode select, active high
product	$width \times 2 bit(s)$	Output	Product(s)

### **Table 1-2** Parameter Description

Parameter	Values	Description
width	≥ 4 <sup>a</sup>	Word width of a and b
p1_width	2 to width – 2 <sup>b</sup>	Word width of Part1 of duplex multiplier

- a. Due to the limitation of memory addressing ranges of the computer operating system, there is an upper limit for parameter *width*. See "Memory Usage for Elaborating and Compiling DW\_mult\_dx" on page 4.
- b. For the best performance of DW\_mult\_dx, *p1\_width* should be set in the range [width/2, width-2]. For detailed information, see "Asymmetric Behavior of Parameter p1\_width Setting for DW\_mult\_dx" on page 4.

## Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
wall Booth-recoded Wallace-tree synthesis model		DesignWare


#### Table 1-4 Simulation Models

Model	Function
DW02.DW_MULT_DX_CFG_SIM <sup>a</sup>	Design unit name for VHDL simulation
dw/dw02/src/DW_mult_dx_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_mult_dx.v	Verilog simulation model source code

a. For reliable simulation in VHDL, always use a configuration in the design specifying the design unit name from the DesignWare Building Block IP (for example, DW02.DW\_MULT\_DX\_CFG\_SIM). Refer to "VHDL Simulation and Configuration" on page 5.

Figure 1-1 illustrates the behavior of DW\_mult\_dx.

Figure 1-1 DW\_mult\_dx Functional Block Diagram



However, Figure 1-1 differs from the actual synthesis implementation. In comparison to the structure shown in Figure 1-1, the synthesis model has significant area and delay savings.

The control signal TC determines whether the input and output data is interpreted as unsigned (TC is 0) or signed (TC is 1) numbers.

The dplx input determines whether to perform a single full-width operation (dplx is 0) or two smaller-width operations (dplx is 1).

Table 1-5 shows the two separated products (one of  $p1\_width$  by  $p1\_width$ , and one of  $p2\_width$  by  $p2\_width$ , where  $p2\_width = width-p1\_width$ ).

Table 1-5 Operating Modes

dplx	tc	Function
0	0	Simplex unsigned multiply operation: product = $a \times b$
0	1	Simplex signed multiply operation: product = $a \times b$
1	0	Duplex unsigned multiply operation: <sup>a</sup> $p1\_product = p1\_a \times p1\_b$ $p2\_product = p2\_a \times p2\_b$
1	1	Duplex signed multiply operation: p1_product = p1_a × p1_b p2_product = p2_a × p2_b

a. For bit locations:

```
p1_a = a[p1_width-1:0], p2_a = a[width-1:p1_width]
```

## **Application Note**

## Asymmetric Behavior of Parameter p1\_width Setting for DW\_mult\_dx

With a fixed parameter *width*, different values of *p1\_width* may result in a different timing behavior of DW\_mult\_dx. Figure 1-2 shows the QOR data for different *p1\_width* values, compiled with a 0.25 micron technology library using Design Compiler version 1998.08. This data changes with different technology libraries and Design Compiler versions.

Figure 1-2 on page 5 shows that DW\_mult\_dx is faster when  $p1\_width$  is set in the range of [width/2, width-2] rather than [2, width/2], which allows you to improve circuit speed. For example, a 2 + 14 = 16 duplex multiplier can be set as  $p1\_width = 14$  ( $p2\_width = 2$ ) to get a delay of 4.06 ns, instead of setting  $p1\_width = 2$  to get a delay of 4.49 ns. This assumes that the circuit is compiled with the same technology library used in Figure 1-2.

However, changing  $p1\_width$  to ( $width-p1\_width$ ) may not be free. Connection switching circuits may be required to swap input and output data between [ $p1\_width-1:0$ ] and [ $width-1:p1\_width$ ], especially if the system also uses other duplex parts such as DW\_addsub\_dx or DW\_cmp\_dx.

You must find out whether the switching circuits cause area and delay increases that offset the benefit of using a larger *p1\_width*. You must decide how to set a proper *p1\_width* parameter, based on your design.

# Memory Usage for Elaborating and Compiling DW\_mult\_dx


Although the size and timing of gate-level DW\_mult\_dx are very close to those of DW02\_mult, DW\_mult\_dx is more complex than DW02\_mult, and requires more memory when elaborating and compiling. Figure 1-2 lists the CPU and memory usage when elaborating and compiling DW\_mult\_dx with different *width* and *p1\_width*.

 $p1_b = b[p1_width-1:0], p2_b = b[width-1:p1_width]$ 

 $p1\_product = product[2 \times p1\_width-1:0]$ 

 $p2\_product = product[2 \times width-1:2 \times p1\_width]$ 

Figure 1-2 DW\_mult\_dx p1\_width vs. delay curve, compiled for speed



## **VHDL Simulation and Configuration**

For reliable and consistent simulation in VHDL, users should always use a configuration in the design specifying the design unit name from the DesignWare Building Block IP (for example, DW02.DW\_MULT\_DX\_CFG\_SIM).

For better reusability and product quality, the simulation model of DW\_mult\_dx is coded hierarchically, and uses other DesignWare Foundation parts as sub-components. Therefore, you must have proper configuration for VHDL simulation.

For an example of configuration in VHDL simulation, refer to the VHDL instantiation code below.

# **Related Topics**

- Math Arithmetic Overview
- DesignWare Building Block IP Documentation Overview

# **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW_Foundation_comp_arith.all;
entity DW_mult_dx_inst is
  generic ( inst_width : NATURAL := 16;
            inst_p1_width : NATURAL := 8 );
  port ( inst_a : in std_logic_vector(inst_width-1 downto 0);
         inst_b
                   : in std_logic_vector(inst_width-1 downto 0);
                   : in std_logic;
         inst tc
         inst_dplx : in std_logic;
         product_inst : out std_logic_vector(2*inst_width-1 downto 0) );
end DW mult dx inst;
architecture inst of DW_mult_dx_inst is
begin
  -- Instance of DW_mult_dx
  U1 : DW_mult_dx
  generic map ( width => inst_width,
                p1_width => inst_p1_width )
  port map ( a => inst_a,  b => inst_b,
                                           tc => inst_tc,
             dplx => inst_dplx,
                                product => product_inst );
end inst;
-- pragma translate off
configuration DW_mult_dx_inst_cfg_inst of DW_mult_dx_inst is
  for inst
  end for; -- inst
end DW_mult_dx_inst_cfg_inst;
-- pragma translate_on
```

# **HDL Usage Through Component Instantiation - Verilog**

# **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com