



# Memory – Synchronous RAMs

The following IP comprise the memory synchronous RAMs:

**Table 1-1 Synchronous RAM Memory**

IP	Description
<a href="#">DW_ram_r_w_s_dff</a>	Synchronous Write-Port, Asynchronous Read-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_r_w_s_lat</a>	Synchronous Write-Port, Asynchronous Read-Port RAM (Latch-Based)
<a href="#">DW_ram_2r_2w_s_dff</a>	Synchronous Dual Write-Port, Asynchronous Dual Read-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_2r_w_s_dff</a>	Synchronous Write-Port, Asynchronous Dual Read-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_2r_w_s_lat</a>	Synchronous Write-Port, Asynchronous Dual Read-Port RAM (Latch-Based)
<a href="#">DW_ram_rw_s_dff</a>	Synchronous Single-Port, Read/Write RAM (Flip-Flop-Based)
<a href="#">DW_ram_rw_s_lat</a>	Synchronous Single-Port, Read/Write RAM (Latch-Based)
<a href="#">DW_ram_r_w_a_dff</a>	Asynchronous Dual-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_r_w_a_lat</a>	Asynchronous Dual-Port RAM (Latch-Based)
<a href="#">DW_ram_2r_w_a_dff</a>	Write-Port, Dual-Read-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_2r_w_a_lat</a>	Write-Port, Dual-Read-Port RAM (Latch-Based)
<a href="#">DW_ram_rw_a_dff</a>	Asynchronous Single-Port RAM (Flip-Flop-Based)
<a href="#">DW_ram_rw_a_lat</a>	Asynchronous Single-Port RAM (Latch-Based)

## Related Topics

- [DesignWare Building Block IP Documentation Overview](#)

---

## Copyright Notice and Proprietary Information

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <https://www.synopsys.com/company/legal/trademarks-brands.html>.

All other product or company names may be trademarks of their respective owners.

### Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc.  
690 E. Middlefield Road  
Mountain View, CA 94043  
[www.synopsys.com](http://www.synopsys.com)