# DW_fp_sum3

3-Input Floating-Point Adder

Version, STAR and Download Information: IP Directory

Features and Benefits

- The precision is controlled by parameters, and covers formats in the IEEE standard

- Exponents can range from 3 to 31 bits

- Fractional part of the floating-point number can range from 2 to 253 bits

- A parameter controls the use of denormal values

- Faster than an equivalent logic using two FP adders

- Result is more accurate than using two FP adders

- DesignWare datapath generator is employed for reduced delay and area

Description

DW_fp_sum3 is a floating-point component that is capable of adding three floating-point values, a, b, and c, to produce a floating-point result z. This component generates results with more accuracy than independent FP additions, given that only one rounding computation is done, and special conditions on the inputs are detected and corrected.

The input rnd is a 3-bit rounding mode (see Rounding Modes in the *Datapath Floating-Point Overview*) and the output status is an 8-bit vector of status flags.

For the case of zero result, when ieee_compliance = 0, the sign of a zero result is negative when rounding to –infinity (*rnd* = 3), and positive for any other rounding mode. When *ieee_compliance* = 1, the following is the behavior for the sign of zero:

1. When the zero output is a result of the addition of zero inputs (all inputs are zeros), the sign of the zero output depends on the rounding mode:

   ❑ Rounding to –infinity (rnd=3): the output is +0 when all the inputs are +0, otherwise, it is -0.

   ❑ Other rounding modes: the output is -0 when all the inputs are -0; otherwise it is +0.

2. When the zero output is a result of the addition of non-zero inputs, the output is - 0 when the rounding mode is –infinity (*rnd* = 3); otherwise the output is +0.

Table 1-1   Pin Description

Pin Name	Width	Direction	Function
a	*sig_width* + *exp_width* + 1 bits	Input	Input data
b	*sig_width* + *exp_width* + 1 bits	Input	Input data

Table 1-1   Pin Description (Continued)

Pin Name	Width	Direction	Function
c	*sig_width* + *exp_width* + 1 bits	Input	Input data
z	*sig_width* + *exp_width* + 1 bits	Output	(a + b) + c
status	8 bits	Output	See STATUS Flags in the *Datapath Floating-Point Overview*
rnd	3 bits	Input	Rounding mode

Table 1-2   Parameter Description

Parameter	Values	Description
sig_width	2 to 253 bits	Word length of fraction field of floating-point numbers a, b, c, and z
exp_width	3 to 31 bits	Word length of biased exponent of floating-point numbers a, b, c, and z
ieee_compliance	0 or 1	When 1, the generated architecture is fully compliant with IEEE 754 standard, including the use of denormals and NaNs
arch_type	0 or 1	Controls the use of an alternative architecture. Default value is 0 (previous architecture).

Table 1-3   Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare

Table 1-4   Simulation Models

Model	Function
DW02.DW_FP_SUM3_CFG_SIM	Design unit name for VHDL simulation
dw/dw02/src/DW_fp_sum3_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_fp_sum3.v	Verilog simulation model source code

Table 1-5   Functional Description

a	b	c	status[a]	z[b]
a (floating-point)	b (floating-point)	c (floating-point)	*	(a + b) + c (floating-point)

a. The details of status flags, if used, can be found in Table 9 of the *Datapath Floating-Point Overview*.
b. The actual value of the output is defined by the rounding mode.

The parameters *ieee_compliance* and *arch_type* control the functionality of this component. Different values of *arch_type* result in different numeric behaviors, but in any case, the component is always faster and more accurate than the implementation of the same function using basic floating-point components.

When the parameter *arch_type* = 0, the component provides an output that is independent of the input order (operation is totally commutative). This feature implies that the operation is done as if infinite precision was internally used, and only at the end rounding is performed to obtain the final result.

When *arch_type* = 1, the component is sensitive to the input order, in the same way that a tree of FP adders would be, when configured as (a + b) + c. Only one rounding operation is performed to compute the output value. The benefit of using this alternative is the gain in QoR for some FP formats and time constraints. The logic produced by this component when *arch_type* = 1 is usually smaller for loose time constraint than the component generated when *arch_type* = 0.

When the parameter *ieee_compliance* is set to 0, the component considers denormal values as zeros and NaN values as infinity. When the *ieee_compliance* parameter is set to 1, the component operates with denormals and NaNs as described in IEEE Standard 754.

For more information about the floating-point system defined for all the DW_fp components, including `status` flag bits, and integer and floating-point formats, refer to the *Datapath Floating-Point Overview*.

Related Topics

- Datapath Floating-Point Overview
- DesignWare Building Block IP Documentation Overview

HDL Usage Through Component Instantiation - VHDL

```vhdl
library IEEE,DWARE;
use IEEE.std_logic_1164.all;
use DWARE.DW_Foundation_comp_arith.all;

entity DW_fp_sum3_inst is
      generic (
         inst_sig_width : POSITIVE := 23;
         inst_exp_width : POSITIVE := 8;
         inst_ieee_compliance : INTEGER := 0;
         inst_arch_type : INTEGER := 0
         );
      port (
         inst_a : in std_logic_vector(inst_sig_width+inst_exp_width downto 0);
         inst_b : in std_logic_vector(inst_sig_width+inst_exp_width downto 0);
         inst_c : in std_logic_vector(inst_sig_width+inst_exp_width downto 0);
         inst_rnd : in std_logic_vector(2 downto 0);
         z_inst : out std_logic_vector(inst_sig_width+inst_exp_width downto 0);
         status_inst : out std_logic_vector(7 downto 0)
         );
   end DW_fp_sum3_inst;


architecture inst of DW_fp_sum3_inst is

begin

    -- Instance of DW_fp_sum3
    U1 : DW_fp_sum3
    generic map (
          sig_width => inst_sig_width,
          exp_width => inst_exp_width,
          ieee_compliance => inst_ieee_compliance,
          arch_type => inst_arch_type
          )
    port map (
          a => inst_a,
          b => inst_b,
          c => inst_c,
          rnd => inst_rnd,
          z => z_inst,
          status => status_inst
          );


end inst;

-- pragma translate_off
configuration DW_fp_sum3_inst_cfg_inst of DW_fp_sum3_inst is
```

```
  for inst
  end for; -- inst
end DW_fp_sum3_inst_cfg_inst;
-- pragma translate_on
```

HDL Usage Through Component Instantiation - Verilog

```verilog
module DW_fp_sum3_inst( inst_a, inst_b, inst_c, inst_rnd, z_inst,
        status_inst );

parameter inst_sig_width = 23;
parameter inst_exp_width = 8;
parameter inst_ieee_compliance = 0;
parameter inst_arch_type = 0;


input [inst_sig_width+inst_exp_width : 0] inst_a;
input [inst_sig_width+inst_exp_width : 0] inst_b;
input [inst_sig_width+inst_exp_width : 0] inst_c;
input [2 : 0] inst_rnd;
output [inst_sig_width+inst_exp_width : 0] z_inst;
output [7 : 0] status_inst;

    // Instance of DW_fp_sum3
    DW_fp_sum3 #(inst_sig_width, inst_exp_width, inst_ieee_compliance, inst_arch_type)
U1 (
                .a(inst_a),
                .b(inst_b),
                .c(inst_c),
                .rnd(inst_rnd),
                .z(z_inst),
                .status(status_inst) );

endmodule
```

Copyright Notice and Proprietary Information