

DW03_shftreg

Shift Register

Version, STAR and Download Information: IP Directory

Features and Benefits

- Parameterized word length
- Active low shift enable
- Active low load enable
- Provides minPower benefits with the DesignWare-LP license.

p_in s_in p_out load_n shift_n clk

Description

DW03_shftreg is a shift register of parameterized length. The active LOW load enable, load_n, provides parallel load access and the active LOW shift enable, shift_n, shifts the data. If load_n is set to a constant HIGH value during synthesis, a serial shifter with no parallel access is built. The serial output of the shift register is computed as p_out (length-1).

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
s_in	1 bit	Input	Serial shift input
p_in	length bit(s)	Input	Parallel input
shift_n	1 bit	Input	Shift enable, active low
load_n	1 bit	Input	Parallel load enable, active low
p_out	length bit(s)	Output	Shift register parallel output

Table 1-2 Parameter Description

Parameter	Values	Description
length	≥ 1	Length of shifter

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

Table 1-4 Simulation Models


Model	Function
DW03.DW03_SHFTREG_CFG_SIM	Design unit name for VHDL simulation
dw/dw03/src/DW03_shftreg_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW03_shftreg.v	Verilog simulation model source code

Table 1-5 Shift Register Operation Truth Table

load_n	shift_n	Operation
0	Х	Parallel load
1	0	Serial shift
1	1	Standby

Timing Diagram

Figure 1-1 Functional Operation



Related Topics

- Memory Registers Overview
- DesignWare Building Block IP Documentation Overview

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW03_shftreg_inst is
  generic ( inst length : NATURAL := 4 );
  port ( inst_clk : in std_logic;
         inst_s_in
                    : in std_logic;
         inst p in
                    : in std_logic_vector(inst_length-1 downto 0);
         inst_shift_n : in std_logic;
         inst_load_n : in std_logic;
         p_out_inst : out std_logic_vector(inst_length-1 downto 0) );
end DW03_shftreg_inst;
architecture inst of DW03 shftreg inst is
begin
  -- Instance of DW03_shftreg
  U1 : DW03_shftreg
    generic map ( length => inst_length )
   port map ( clk => inst_clk,
                                 s_in => inst_s_in, p_in => inst_p_in,
               shift_n => inst_shift_n,
                                           load n => inst load n,
               p_out => p_out_inst );
end inst;
-- pragma translate_off
configuration DW03_shftreg_inst_cfg_inst of DW03_shftreg_inst is
  for inst
  end for; -- inst
end DW03_shftreg_inst_cfg_inst;
-- pragma translate_on
```

HDL Usage Through Component Instantiation - Verilog

Copyright Notice and Proprietary Information

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com