


# DW01\_sub

### Subtractor

Version, STAR and Download Information: IP Directory

#### **Features and Benefits**

- Parameterized word length
- Carry-in and carry-out signals



## **Description**

DW01\_sub is a two-input subtractor. DW01\_sub subtracts two operands  $\mathtt{A}$  and  $\mathtt{B}$  with a carry-in (CI) to produce the output DIFF with a carry-out (CO).

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
Α	width bit(s)	Input	Input data
В	width bit(s)	Input	Input data
CI	1 bit	Input	Carry-in
DIFF	width bit(s)	Output	Difference of A – B – CI
СО	1 bit	Output	Carry-out

**Table 1-2** Parameter Description

Parameter	Values	Description
width	≥ 1	Word length of A, B, and DIFF

Table 1-3 Synthesis Implementations<sup>a</sup>

Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	none
cla	Carry-look-ahead synthesis model	none
pparch	Delay-optimized flexible parallel-prefix	DesignWare

Table 1-3 Synthesis Implementations<sup>a</sup> (Continued)

Implementation Name	Function	License Feature Required
	Area-optimized flexible architecture that can be optimized for area, for speed, or for area, speed	DesignWare

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use any architectures described in this table. For more, see *DesignWare Building Block IP User Guide* 

Table 1-4 Obsolete Synthesis Implementations<sup>a</sup>

Implementation	Function	Replacement Implementation
clf	Fast carry-look-ahead synthesis model	pparch
bk	Brent-Kung architecture synthesis model	pparch
csm	Conditional-sum synthesis model	pparch
rpcs	Ripple-carry-select architecture	pparch

a. DC versions and DesignWare EST releases linked to DC versions prior to 2007.03 will still incude these implementations.

Table 1-5 Simulation Models

Model	Function
DW01.DW01_SUB_CFG_SIM	Design unit name for VHDL simulation
dw/dw01/src/DW01_sub_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW01_sub.v	Verilog simulation model source code

## **Related Topics**

- Math Arithmetic Overview
- DesignWare Building Block IP Documentation Overview

## **HDL Usage Through Operator Inferencing - VHDL**

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
entity DW01_sub_oper is
  generic(wordlength: integer := 8);
  port(in1,in2 : in STD_LOGIC_VECTOR(wordlength-1 downto 0);
      diff : out STD_LOGIC_VECTOR(wordlength-1 downto 0));
end DW01_sub_oper;
architecture oper of DW01_sub_oper is
  signal in1_signed, in2_signed, diff_signed: SIGNED(wordlength-1 downto 0);
begin
  in1_signed <= SIGNED(in1);</pre>
  in2_signed <= SIGNED(in2);</pre>
  -- infer the "-" subtraction operator
  diff_signed <= in1_signed - in2_signed;</pre>
  diff <= STD_LOGIC_VECTOR(diff_signed);</pre>
end oper;
```

## **HDL Usage Through Operator Inferencing - Verilog**

```
module DW01_sub_oper(in1,in2,diff);
  parameter wordlength = 8;

input [wordlength-1:0] in1,in2;
  output [wordlength-1:0] diff;

assign diff = in1 - in2;
endmodule
```

### **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW01_sub_inst is
  generic ( inst_width : NATURAL := 8 );
  port ( inst_A : in std_logic_vector(inst_width-1 downto 0);
         inst_B
                  : in std_logic_vector(inst_width-1 downto 0);
         inst_CI : in std_logic;
         DIFF_inst : out std_logic_vector(inst_width-1 downto 0);
         CO inst
                   : out std_logic );
end DW01_sub_inst;
architecture inst of DW01_sub_inst is
begin
  -- Instance of DW01_sub
  U1 : DW01 sub
    generic map ( width => inst_width )
    port map ( A => inst_A,  B => inst_B,  CI => inst_CI,
               DIFF => DIFF_inst, CO => CO_inst );
end inst;
-- pragma translate_off
configuration DW01_sub_inst_cfg_inst of DW01_sub_inst is
  for inst
  end for; -- inst
end DW01 sub inst cfg inst;
-- pragma translate_on
```

## **HDL Usage Through Component Instantiation - Verilog**

### **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com