



DWF_dp_mult_comb function

Combined Unsigned/Signed Multiply

Version, STAR and Download Information: IP Directory

Description

The DWF_dp_mult_comb function performs combined (switchable) unsigned/signed multiplication of the two arguments a and b. Argument a (b) is interpreted as signed if argument a_tc (b_tc) is 1, otherwise as unsigned. The result must be interpreted as signed if argument a_tc or b_tc (or both) is 1 (= signed multiplication), otherwise as unsigned (= unsigned multiplication).

Table 1-1 Function Names

Function Name	Description	
DWF_dp_mult_comb	VHDL combined multiply (std_logic_vector/unsigned/signed arguments)	
DWF_dp_mult_comb	Verilog combined multiply	
DWF_dp_mult_comb_tc	Verilog combined multiply (signed arguments)	

Table 1-2 Argument Description

Name	Туре	Width / Values	Description
а	Vector	a_width	Input multiplier
a_tc	Bit	1	Two's complement control for multiplier 0 = unsigned, 1 = signed
b	Vector	b_width	Input multiplicand
b_tc	Bit	1	Two's complement control for multiplicand 0 = unsigned, 1 = signed
DWF_dp_mult_comb	Vector	a_width+b_width	Returned value

Table 1-3 Parameter Description (Verilog)

Parameter	Values	Description	
a_width	≥ 1	Word length of input a	
b_width	≥ 1	Word length of input b	

Verilog Include File: DW_dp_mult_comb_function.inc

Functional Description

For more information about the DesignWare datapath functions, refer to the topic titled DesignWare Datapath Functions Overview.

Related Topics

- DesignWare Datapath Functions Overview
- DesignWare Building Block IP Documentation Overview

VHDL Example

```
library IEEE, DWARE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use DWARE.DW_dp_functions.all;
-- DWARE.DW_dp_functions_arith package if IEEE.std_logic_arith is used

entity DWF_dp_mult_comb_test is
  port (a, b, c : in unsigned(7 downto 0);
        a_tc, b_tc : in std_logic;
        z : out unsigned(15 downto 0));
end DWF_dp_mult_comb_test;

architecture rtl of DWF_dp_mult_comb_test is
begin
  z <= DWF_dp_mult_comb (a, a_tc, b, b_tc) + c;
end rtl;</pre>
```

Verilog Example

```
module DWF_dp_mult_comb_test (a, b, c, a_tc, b_tc, z);
input [7:0] a, b, c;
input a_tc, b_tc;
output [15:0] z;

// Passes the parameters to the function
parameter a_width = 8;
parameter b_width = 8;

// add "$SYNOPSYS/dw/sim_ver" to the search path for simulation
`include "DW_dp_mult_comb_function.inc"

assign z = DWF_dp_mult_comb (a, a_tc, b, b_tc) + c;
endmodule
```

Copyright Notice and Proprietary Information

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com