




# DW03\_lfsr\_updn

# LFSR Up/Down Counter

Version, STAR and Download Information: IP Directory

## **Features and Benefits**

- High speed, area-efficient
- Pseudo-random sequence generator
- Up/down count control
- Asynchronous reset
- Terminal count flag



## **Description**

DW03\_lfsr\_updn is a programmable word-length counter. DW03\_lfsr\_updn implements a counter as an LFSR (linear feedback shift register) which also acts as a pseudo-random counter constructed as primitive characteristic polynomials.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
updn	1 bit	Input	Input high for count up and low for count down
cen	1 bit	Input	Input count enable
clk	1 bit	Input	Clock
reset	1 bit	Input	Asynchronous reset, active low
count	width bit(s)	Output	Output count bus
tercnt	1 bit	Output	Output terminal count

**Table 1-2** Parameter Description

Parameter	Values <sup>a</sup>	Description
width	2 to 50	Word length of counter

a. The upper bound of the legal range is a guideline to ensure reasonable compile times.

### Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

### Table 1-4 Simulation Models

Model	Function	
DW03.DW03_LFSR_UPDN_CFG_SIM	Design unit name for VHDL simulation	
dw/dw03/src/DW03_lfsr_updn_sim.vhd	VHDL simulation model source code	
dw/sim_ver/DW03_lfsr_updn.v	Verilog simulation model source code	

**Table 1-5** Counter Operation Truth Table

reset	updn	cen	Operation
0	Х	Х	Reset
1	Х	0	Standby
1	0	1	Count down
1	1	1	Count up

The shift register is fed back from two or more taps. The number of taps does not increase with a large counter *width*.

An LFSR counter runs faster than a binary counter in synchronous systems because the first bit is calculated and the remaining bits are shifted.

Applications of DW03\_lfsr\_updn include high-speed counters requiring low area, pseudorandom sequence generation, and built-in self-test (BIST).

### Counter Function

The updn input port controls the counter direction. When updn is HIGH, the counter increments; when updn is LOW, the counter decrements.

When the count enable pin, cen, is HIGH, the counter is active. When cen is LOW, the counter is disabled and count remains at the same value.

The reset, active low, is an asynchronous reset signal. When reset is LOW, the counter output is "00...00". When reset is HIGH, the counter operates normally.

The count is the output port, ranging from *width-1* to 0. A value of  $2^{width}$ -2 ("11...11") is an illegal state; therefore, the counter stops at "11...11".

The terent is an output terminal count signal, active high. The signal terent goes HIGH for one clock cycle to indicate the different number of clock cycles between starting count to count\_to value.

# **Timing Diagrams**

The following diagrams show various timing conditions for DW03\_lfsr\_updn.

Figure 1-1 Functional Operation: reset, up\_count and count\_enable sequence




Figure 1-2 Functional Operation 2




Figure 1-3 Functional Operation: down\_count sequence




Figure 1-4 Functional Operation: up and down\_count sequence





Figure 1-5 Functional Operation 5



# **Related Topics**

- Logic Sequential Overview
- DesignWare Building Block IP Documentation Overview

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW03_lfsr_updn_inst is
  generic ( inst width : INTEGER := 8 );
  port ( inst_updn : in std_logic;
                    : in std_logic;
         inst_cen
                    : in std_logic;
         inst clk
         inst_reset : in std_logic;
         count_inst : out std_logic_vector(inst_width-1 downto 0);
          tercnt_inst : out std_logic );
end DW03_lfsr_updn_inst;
architecture inst of DW03_lfsr_updn_inst is
begin
  -- Instance of DW03_lfsr_updn
  U1 : DW03_lfsr_updn
    generic map ( width => inst_width )
    port map ( updn => inst_updn, cen => inst_cen, clk => inst_clk,
               reset => inst_reset, count => count_inst,
               tercnt => tercnt_inst );
end inst;
-- pragma translate_off
configuration DW03_lfsr_updn_inst_cfg_inst of DW03_lfsr_updn_inst is
  for inst
  end for; -- inst
end DW03_lfsr_updn_inst_cfg_inst;
-- pragma translate_on
```

## **HDL Usage Through Component Instantiation - Verilog**

## **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

## **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com