



# DW01\_ash

# **Arithmetic Shifter**

Version, STAR and Download Information: IP Directory

### **Features and Benefits**

- Parameterized word length
- Parameterized shift coefficient width
- Inferable using a function call

# A DATA\_TC B SH SH\_TC

# **Description**

DW01\_ash is a general-purpose arithmetic shifter. The input data A is shifted left or right by the number of bits specified by the control input SH.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
Α	A_width bit(s)	Input	Input data
DATA_TC	1 bit	Input	Data two's complement control 0 = unsigned 1 = signed
SH	SH_width bit(s)	Input	Shift control
SH_TC	1 bit	Input	Shift two's complement control 0 = unsigned 1 = signed
В	A_width bit(s)	Output	Output data

**Table 1-2** Parameter Description

Parameter	Values	Description			
A_width	≥ 2	Word length of A and B			
SH_width	≥ 1	Word length of SH			

Table 1-3 Synthesis Implementations<sup>a</sup>

Implementation	Function	License Feature Required			
mx2	Implement using 2:1 multiplexers only.	none			
str	Synthesis model	DesignWare			
astr	Synthesis model	DesignWare			

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use any architectures described in this table. For more, see *DesignWare Building Block IP User Guide* 

Table 1-4 Simulation Models

Model	Function				
DW01.DW01_ASH_CFG_SIM	Design unit name for VHDL simulation				
dw/dw01/src/DW01_ash_sim.vhd	VHDL simulation model source code				
dw/sim_ver/DW01_ash.v	Verilog simulation model source code				

When the control signal SH\_TC=0, the coefficient SH is interpreted as an unsigned positive number and DW01\_ash performs only left shift operations.

When SH\_TC=1, SH is a two's complement number, with a negative coefficient performing a right shift and a positive coefficient performing a left shift.

The input data A is interpreted as an unsigned number when DATA\_TC=0 or a two's complement number when DATA\_TC=1.

The type of A is only significant for right shift operations, where zero padding is done on the most significant bits for unsigned data and sign extension is done for signed two's complement data.

Table 1-5 Truth Table (SH\_width = 3, A\_width = 8)

SH(2:0)	SH_TC	DATA_TC	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	B(0)
000	0	Х	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)
001	0	Х	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	0
010	0	Х	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	0	0
011	0	Х	A(4)	A(3)	A(2)	A(1)	A(0)	0	0	0
100	0	Х	A(3)	A(2)	A(1)	A(0)	0	0	0	0
101	0	Х	A(2)	A(1)	A(0)	0	0	0	0	0
110	0	Х	A(1)	A(0)	0	0	0	0	0	0
111	0	Х	A(0)	0	0	0	0	0	0	0
000	1	Х	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)
001	1	Х	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	0
010	1	Х	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	0	0
011	1	Х	A(4)	A(3)	A(2)	A(1)	A(0)	0	0	0
100	1	0	0	0	0	0	A(7)	A(6)	A(5)	A(4)
101	1	0	0	0	0	A(7)	A(6)	A(5)	A(4)	A(3)
110	1	0	0	0	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)
111	1	0	0	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)
100	1	1	A(7)	A(7)	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)
101	1	1	A(7)	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)
110	1	1	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)
111	1	1	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)

# **Related Topics**

- Math Arithmetic Overview
- DesignWare Building Block IP Documentation Overview

### **HDL Usage Through Function Inferencing - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use IEEE.std_logic_arith.all;
use DWARE.DW foundation arith.all;
entity DW01_ash_func is
  generic(func_A_width:integer:=8; func_SH_width: integer := 3);
  port(func_A: in std_logic_vector(func_A_width-1 downto 0);
       func_DATA_TC : in std_logic;
       func_SH: in std_logic_vector(func_SH_width-1 downto 0);
       func_SH_TC : in std_logic;
       B_func: out std_logic_vector(func_A_width-1 downto 0));
end DW01 ash func;
architecture func of DW01 ash func is
begin
  process (func_DATA_TC, func_SH_TC, func_A, func_SH)
  begin
    if func_DATA_TC = '0' and func_SH_TC = '0' then
      B_func <= std_logic_vector(DWF_ash(unsigned(func_A), unsigned(func_SH)));
    elsif func_DATA_TC = '1' and func_SH_TC = '0' then
      B_func <= std_logic_vector(DWF_ash(signed(func_A), unsigned(func_SH)));</pre>
    elsif func_DATA_TC = '1' and func_SH_TC = '1' then
      B_func <= std_logic_vector(DWF_ash(signed(func_A), signed(func_SH)));</pre>
    else
      B func <= std logic vector(DWF ash(unsigned(func A), signed(func SH)));
    end if;
  end process;
end func;
```

### **HDL Usage Through Function Inferencing - Verilog**

```
module DW01 ash func (func A, func DATA TC, func SH, func SH TC, B func);
  parameter func A width = 8;
 parameter func_SH_width = 3;
  // Passes the widths to the arithmetic shifter function
  parameter A_width = func_A_width;
  parameter SH width = func SH width;
  // Please add search_path = search_path + {synopsys_root + "/dw/sim_ver"}
  // to your .synopsys_dc.setup file (for synthesis) and add
  // +incdir+$SYNOPSYS/dw/sim_ver+ to your verilog simulator command line
  // (for simulation).
  `include "DW01 ash function.inc"
  input [func_A_width-1:0] func_A;
  input [func_SH_width-1:0] func_SH;
  input func_DATA_TC, func_SH_TC;
  output [func_A_width-1:0] B_func;
  reg [func_A_width-1:0] B_func;
  // infer DW01_ash
  always @ (func_A or func_DATA_TC or func_SH or func_SH_TC)
 begin
    casex({func_DATA_TC, func_SH_TC}) // synopsys full_case
      2'b00: B_func = DWF_ash_uns_uns(func_A, func_SH);
      2'b10: B func = DWF ash tc uns(func A, func SH);
      2'b01: B_func = DWF_ash_uns_tc(func_A, func_SH);
      2'b11: B_func = DWF_ash_tc_tc(func_A, func_SH);
    endcase
  end
endmodule
```

# **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW01_ash_inst is
  generic ( inst_A_width : POSITIVE := 8;
            inst_SH_width : POSITIVE := 8 );
                      : in std_logic_vector(inst_A_width-1 downto 0);
  port (inst_A
         inst_DATA_TC : in std_logic;
         inst_SH : in std_logic_vector(inst_SH_width-1 downto 0);
         inst_SH_TC : in std_logic;
         B inst
                      : out std_logic_vector(inst_A_width-1 downto 0) );
end DW01_ash_inst;
architecture inst of DW01 ash inst is
begin
  -- Instance of DW01 ash
  U1 : DW01 ash
    generic map ( A_width => inst_A_width, SH_width => inst_SH_width )
    port map ( A => inst_A, DATA_TC => inst_DATA_TC, SH => inst_SH,
               SH_TC => inst_SH_TC, B => B_inst );
  end inst;
-- pragma translate off
configuration DW01_ash_inst_cfg_inst of DW01_ash_inst is
  for inst
  end for; -- inst
end DW01_ash_inst_cfg_inst;
-- pragma translate on
```

# **HDL Usage Through Component Instantiation - Verilog**

### **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043

www.synopsys.com