



DWF_dp_count_ones functions

Count-Ones

Version, STAR and Download Information: [IP Directory](#)

Description

The DWF_dp_count_ones functions count the number of bits with value 1 in argument vector a. Operation for unsigned and signed arguments is identical and the functions always return an unsigned value.

Table 1-1 Function Names

Function Name	Description
DWF_dp_count_ones	VHDL unsigned count-ones
DWF_dp_count_ones	VHDL signed (two's complement) count-ones
DWF_dp_count_ones	VHDL std_logic_vector count-ones
DWF_dp_count_ones	Verilog unsigned count-ones
DWF_dp_count_ones	Verilog signed (two's complement) count-ones

Table 1-2 Argument Description

Argument Name	Type	Width / Values	Description
a	Vector	width	Input data
DWF_dp_count_ones	Vector	ceil(log ₂ [width+1])	Return value

Table 1-3 Parameter Description (Verilog)

Parameter	Values	Description
width	≥ 1	Word length of input a

Verilog Include File: DW_dp_count_ones_function.inc

Functional Description

```
z[bit_width(width+1)-1:0] = DWF_dp_count_ones (a[width-1:0])
z[bit_width(width+1)-1:0] =
    sum (i = 0, i < width, i++) ((a[i] == '1') ? 1 : 0)
```

For more information about the DesignWare datapath functions, refer to the topic titled [DesignWare Datapath Functions Overview](#).

Related Topics

- [DesignWare Datapath Functions Overview](#)
- [DesignWare Building Block IP Documentation Overview](#)

VHDL Example

```
library IEEE, DWARE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use DWARE.DW_dp_functions.all;
-- DWARE.DW_dp_functions_arith package if IEEE.std_logic_arith is used

entity DWF_dp_count_ones_test is
  port (a : in  unsigned(7 downto 0);
        b : in  unsigned(3 downto 0);
        z : out std_logic);
end DWF_dp_count_ones_test;

architecture rtl of DWF_dp_count_ones_test is
begin
  z <= '1' when (DWF_dp_count_ones (a) >= b) else '0';
end rtl;
```

Verilog Example

```
module DWF_dp_count_ones_test (a, b, z);

  input  [7:0] a;
  input  [3:0] b;
  output          z;

  // Passes the parameters to the function
  parameter width = 8;

  // add "$SYNOPSIS/dw/sim_ver" to the search path for simulation
  `include "DW_dp_count_ones_function.inc"

  assign z = (DWF_dp_count_ones (a) >= b) ? 1'b1 : 1'b0;

endmodule
```

Copyright Notice and Proprietary Information

© 2018 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <https://www.synopsys.com/company/legal/trademarks-brands.html>.

All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc.
690 E. Middlefield Road
Mountain View, CA 94043
www.synopsys.com