





INA240-Q1 SBOS808E - AUGUST 2016 - REVISED DECEMBER 2021

INA240-Q1 AEC-Q100, -4-V to 80-V, Bidirectional, Ultra-Precise Current Sense **Amplifier With Enhanced PWM Rejection**


1 Features

- AEC-Q100 Qualified for Automotive Applications
 - Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature Range
 - Temperature Grade 0: –40°C to +150°C Ambient Operating Temperature Range
 - HBM ESD Classification Level H2
 - CDM ESD Classification Level C5
- · Functional Safety-Capable
 - Documentation available to aid functional safety system design
- **Enhanced PWM Rejection**
- **Excellent CMRR:**
 - 132-dB DC CMRR
 - 93-dB AC CMRR at 50 kHz
- Wide Common-Mode Range: -4 V to 80 V
- Accuracy:
 - Gain Error: 0.20% (Maximum) With 2.5 ppm/°C (Maximum Drift)
 - Offset Voltage: ±25 μV (Maximum) With 250 nV/°C (Maximum Drift)
- Available Gains:

– INA240A1-Q1: 20 V/V INA240A2-Q1: 50 V/V – INA240A3-Q1: 100 V/V – INA240A4-Q1: 200 V/V

2 Applications

- **Electronic Power Steering**
- Stability and Traction Control
- Motor and Actuator Control
- Solenoid and Valve Control



Typical Application

3 Description


The INA240-Q1 device is an automotive-qualified. voltage-output, current-sense amplifier with enhanced PWM rejection that can sense drops across shunt resistors over a wide common-mode voltage range from -4 V to 80 V, independent of the supply voltage. The negative common-mode voltage allows the device to operate below ground, accommodating the flyback period of typical solenoid applications. Enhanced PWM rejection provides high levels of suppression for large common-mode transients $(\Delta V/\Delta t)$ in systems that use pulse width modulation (PWM) signals (such as motor drives and solenoid control systems). This feature allows for accurate current measurements without large transients and associated recovery ripple on the output voltage.

This device operates from a single 2.7-V to 5.5-V power supply, drawing a maximum of 2.4 mA of supply current. Four fixed gains are available: 20 V/V, 50 V/V, 100 V/V, and 200 V/V. The low offset of the zero-drift architecture enables current sensing with maximum drops across the shunt as low as 10mV full-scale. Grade 1 versions are specified over the extended operating temperature range (-40°C to +125°C) and are offered in an 8-pin TSSOP and 8-pin SOIC packages. Grade 0 versions are specified over the extended operating temperature range (-40°C to +150°C) and are offered in an 8-pin SOIC package.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
INA240-Q1	TSSOP (8)	3.00 mm × 4.40 mm				
INAZ40-Q1	SOIC (8)	4.90 mm × 3.91 mm				

For all available packages, see the package option addendum at the end of the data sheet.



Enhanced PWM Rejection



Table of Contents

2 Applications 1 9.1 Application Information 19 3 Description 1 9.2 Typical Applications 21 4 Revision History 2 9.3 What to Do and What Not to Do. 24 5 Device Comparison 3 10 Power Supply Recommendations 24 6 Pin Configuration and Functions 3 10.1 Power Supply Decoupling 24 7 Specifications 4 11 Layout 25 7.1 Absolute Maximum Ratings 4 11.1 Layout Guidelines 25 7.2 ESD Ratings 4 11.2 Layout Example 25 7.3 Recommended Operating Conditions 4 12 Device and Documentation Support 27 7.4 Thermal Information 4 12.1 Documentation Support 27 7.5 Electrical Characteristics 5 12.2 Receiving Notification of Documentation Updates 27 7.6 Typical Characteristics 7 12.3 Support Resources 27 8 Detailed Description 11 12.4 Trademarks 27 8.1 Overview 11 12.5 Electrostatic Discharge Caution 27 8.2 Functional Block Diagram 11 12.6 Glossary 27	1 Features	1 9 Application and Implementation	19
4 Revision History 2 9,3 What to Do and What Not to Do 24 5 Device Comparison 3 10 Power Supply Recommendations 24 6 Pin Configuration and Functions 3 10 1 Power Supply Decoupling 24 7 Specifications 4 11 Layout 25 7 1. Absolute Maximum Ratings 4 11 Layout Guidelines 25 7 2. ESD Ratings 4 11. Layout Guidelines 25 7 3. Recommended Operating Conditions 4 11. Layout Guidelines 25 7 5. Recommended Operating Conditions 4 11. Layout Guidelines 25 7 7. F Typical Characteristics 5 12. Receeving Notification of Documentation Updates. 27 7 5. Electrical Characteristics 7 12. Support Resources 27 8. For Underwise 11 12. Functional Block Diagram 11 12. Fleeceving Notification of Documentation Updates. 27 8. Je Feature Description 11 12. Fleectrostatic Discharge Caution 27 8. Je Feature Description In History 12. Electrostatic Discharge Caution 27 8. The Second History	2 Applications	1 9.1 Application Information	19
5 Device Comparison .3 10 Power Supply Recommendations .24 6 Pin Configuration and Functions .3 10.1 Power Supply Decoupling .24 7 Specifications .4 11 Layout .25 7.1 Absolute Maximum Ratings .4 11.1 Layout Guidelines .25 7.2 RSD Ratings .4 11.2 Layout Example .25 7.3 Recommended Operating Conditions .4 12.1 Documentation Support .27 7.4 Thermal Information .4 12.1 Documentation Support .27 7.5 Ejectrical Characteristics .5 12.2 Receiving Notification of Documentation Updates27 7.6 Typical Characteristics .7 12.2 Receiving Notification of Documentation Updates27 8.2 Electricatal Characteristics .7 12.3 Support Resources .27 8 Patalled Description .11 11.2.5 Electrostatio Discharge Caution .27 8.2 Functional Block Diagram .11 11.2.5 Electrostatio Discharge Caution .27 8.4 Device Punctional Modes .13 13 Mechanical, Packaging, and Orderable Information .27 8.4 Princtional History .25 .25 .25	3 Description	1 9.2 Typical Applications	21
6 Pin Configuration and Functions. 3 10.1 Power Supply Decoupling. 24 7 Specifications. 4 11 Layout. 25 7.1 Absolute Maximum Ratings. 4 11.1 Layout. 25 7.2 ESD Ratings. 4 11.2 Layout Example. 25 7.3 Recommended Operating Conditions. 4 12 Device and Documentation Support. 27 7.4 Thermal Information. 4 12 Device and Documentation Support. 27 7.5 Electrical Characteristics. 5 12.2 Receiving Notification of Documentation Updates. 27 7.6 Typical Characteristics. 7 12.3 Support Resources 27 7.6 Typical Characteristics. 7 12.3 Support Resources 27 8.1 Overview. 11 12.4 Trademarks. 27 8.1 Overview. 11 12.5 Electrostatic Discharge Caution. 27 8.2 Functional Block Diagram. 11 12.6 Glossary. 27 8.3 Feature Description. 11 13 Mechanical, Packaging, and Orderable Information. 27 8.4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision D (April 2020) to Revision E (December 2021) Page - Changed the SOIC package size from 4.00 mm × 3.91 mm to 4.90 mm × 3.91 mm in the Device Information table 13 - Added or left unconnected to the NC pin in the Pin Functions table 33 - Changed the reference design guide link in the Related Documentation section. 27 Changes from Revision C (November 2018) to Revision D (April 2020) Page - Added Functional Safety-Capable information 10 Changes from Revision B (December 2017) to Revision C (November 2018) Page - Changed document status from Mixed Status to Production Data 1 - Added temperature Grade-0 devices to data sheet 1 - Changed TSSOP package state from preview to production data 1 - Deleted package preview note from 8-pin TSSOP package pinout drawing in Pin Configuration and Functions section. 3 - Changed from Revision A (December 2016) to Revision B (December 2017) Page - Changed document status from Product Preview to Mixed Status. 1 - Added Pages from Revision A (December 2016) to Revision B (December 2017) Page - Changed document status from Product Preview to Mixed Status. 1 - Added Pages	4 Revision History	. 2 9.3 What to Do and What Not to Do	<mark>24</mark>
7 Specifications. 4 11 Layout. 25 7.1 Absolute Maximum Ratings. 4 11.1 Layout Guidelines. 25 7.2 ESD Ratings. 4 11.2 Layout Example. 25 7.3 Recommended Operating Conditions. 4 12 Device and Documentation Support. 27 7.5 Electrical Characteristics. .5 12.2 Receiving Notification of Documentation Updates. 27 7.6 Typical Characteristics. .7 12.3 Support Resources. 27 8 Detailed Description. .11 12.5 Electrostatic Discharge Caution 27 8.1 Overview. .11 12.5 Electrostatic Discharge Caution 27 8.2 Functional Block Diagram. .11 13 Mechanical, Packaging, and Orderable 8.3 Feature Description. .11 13 Mechanical, Packaging, and Orderable 8.4 Device Functional Modes. .13 13 Mechanical, Packaging, and Orderable 8.4 Device Functional Modes. .13 13 Mechanical, Packaging, and Orderable 8.5 Esture Description. .11 13 Mechanical, Packaging, and Orderable 8.6 Evision History NOTE: Page numbers for previous revisions may differ from page numbers in the current vers			24
7.1 Absolute Maximum Ratings. 4 11.1 Layout Guidelines. 25 7.2 ESDR Ratings. 4 11.2 Layout Example. 25 7.3 ERcommended Operating Conditions. 4 12 Device and Documentation Support. 27 7.4 Thermal Information. 4 12.1 Documentation Support. 27 7.5 Electrical Characteristics. 5 12.2 Receiving Notification of Documentation Updates. 27 7.6 Typical Characteristics. 7 12.3 Support Resources. 27 8.1 Overview. 11 12.5 Electrostatic Discharge Caution. 27 8.2 Functional Block Diagram. 11 12.6 Glossary. 27 8.3 Feature Description. 11 13 Mechanical, Packaging, and Orderable Information. 27 8.4 Device Functional Modes. 13 Mechanical, Packaging, and Orderable Information. 27 4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision D (April 2020) to Revision E (December 2021) Page Changed the SOIC package size from 4.00 mm × 3.91 mm to 4.90 mm × 3.91 mm in the Device Information table. 13 Changed the reference design guide link in the Related Documentation section. 27 Changes from Revision C (November 2018) to Revision D (April 2020) Page Added Functional Safety-Capable information. 10 Changes from Revision B (December 2017) to Revision C (November 2018) Page Changed document status from Mixed Status to Production Data 1 Added drate of SSOP package status from Mixed Status to Production Data 1 Added drate of SSOP package status from Product very to production data 1 Deleted package preview note from 8-pin TSSOP package pinout drawing in Pin Configuration and Functions section. 3 Deleted package preview note from Thermal Information table 4 Changes from Revision A (December 2016) to Revision B (December 2017) Page Changed document status from Product Preview to Mixed Status. 1 Added Description (cont.) section 1 Added Description (cont.) section 1 Added Proview label to 8-pin TSSOP package. 1 Changed From Revision A (December 2016) to Revision A (December 2016) Page			
7.2 ESD Ratings. 4 11.2 Layout Example 25 7.3 Recommended Operating Conditions. 4 12 Device and Documentation Support. 27 7.4 Thermal Information. 4 12.1 Documentation Support. 27 7.6 Typical Characteristics. 5 12.2 Receiving Notification of Documentation Updates. 27 7.6 Typical Characteristics. 7 12.3 Support Resources. 27 8 Detailed Description. 11 12.4 Trademarks. 27 8.1 Overview. 11 12.5 Electrosal Characteristic Discharge Caution. 27 8.2 Functional Block Diagram. 11 12.6 Glossary. 27 8.3 Feature Description. 11 13 8.4 Device Functional Modes. 13 13 8.4 Device Functional Modes. 13 14 8.4 Device Functional Modes. 13 15 8.4 Device Functional Modes. 13 16 8.4 Device Functional Modes. 13 17 8.5 Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision D (April 2020) to Revision E (December 2021) Page Changed the SOIC package size from 4.00 mm × 3.91 mm to 4.90 mm × 3.91 mm in the Device Information table 14 Added or left unconnected to the NC pin in the Pin Functions table 15 Changed the reference design guide link in the Related Documentation section 27 Changes from Revision C (November 2018) to Revision D (April 2020) Page Added Functional Safety-Capable information 15 Changed document status from Mixed Status to Production Data 1 1 Changed TSSOP package status from preview to production Data 1 1 Changed TSSOP package status from preview to production Data 1 1 Changed TSSOP package status from Product Preview to Mixed Status 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
7.3 Recommended Operating Conditions			
7.4 Thermal Information			
7.5 Electrical Characteristics			
7. 6 Typical Characteristics .7 12.3 Support Resources .27 8 Detailed Description .11 12.4 Trademarks .27 8.1 Overview .11 12.5 Electrostatic Discharge Caution .27 8.2 Functional Block Diagram .11 12.6 Glossary .27 8.3 Feature Description .11 13 Mechanical, Packaging, and Orderable Information .27 8.4 Device Functional Modes .13 13 Mechanical, Packaging, and Orderable Information .27 4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. .27 4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. .27 4 Revision B Revision D (April 2020) to Revision E (December 2021) Page • Changed the SOIC package size from 4.00 mm × 3.91 mm to 4.90 mm × 3.91 mm in the Device Information table .1 • Added or left unconnected to the NC pin in the Pin Functions table .3 • Changed the reference design guide link in the Related Documentation section .27 Changes from Revision C (November 2018) to Revision D (April 2020) Page • Added Functional Safety-Capable information .1 • Changed focument status from Mixed			
8 Detailed Description. 11 12.4 Trademarks. 27 8.1 Overview. 11 12.5 Electrostatic Discharge Caution. 27 8.2 Functional Block Diagram. 11 12.6 Glossary. 27 8.3 Feature Description. 11 13 Mechanical, Packaging, and Orderable Information. 27 8.4 Device Functional Modes. 13 Information. 27 4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision D (April 2020) to Revision E (December 2021) Page Changed the SOIC package size from 4.00 mm × 3.91 mm to 4.90 mm × 3.91 mm in the Device Information table. 14 Added or left unconnected to the NC pin in the Pin Functions table 3 Changed the reference design guide link in the Related Documentation section. 27 Changes from Revision C (November 2018) to Revision D (April 2020) Page Added Functional Safety-Capable information. 1 Changes from Revision B (December 2017) to Revision C (November 2018) Page Changed document status from Mixed Status to Production Data 1 Added temperature Grade-0 devices to data sheet 1 Changed TSSOP package status from preview to production data 1 Deleted package preview note from 8-pin TSSOP package pinout drawing in Pin Configuration and Functions section. 3 Deleted package preview note from Thermal Information table 4 Changes from Revision A (December 2016) to Revision B (December 2017) Page Changed document status from Product Preview to Mixed Status. 1 Added Description (cont.) section 1 Added Description (cont.) section 1 Added preview label to 8-pin TSSOP package. 1 Changes from Revision * (August 2016) to Revision A (December 2016) Page		3	
8.1 Overview			
8.2 Functional Block Diagram			
8.3 Feature Description		11 12.5 Electrostatic Discharge Caution	
4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision D (April 2020) to Revision E (December 2021) Page Changed the SOIC package size from 4.00 mm × 3.91 mm to 4.90 mm × 3.91 mm in the Device Information table 1 Added or left unconnected to the NC pin in the Pin Functions table 3 Changed the reference design guide link in the Related Documentation section 27 Changes from Revision C (November 2018) to Revision D (April 2020) Page Added Functional Safety-Capable information 1 Changes from Revision B (December 2017) to Revision C (November 2018) Page Changed document status from Mixed Status to Production Data 1 Added temperature Grade-0 devices to data sheet 1 Changed TSSOP package status from preview to production data 1 Deleted package preview note from 8-pin TSSOP package pinout drawing in Pin Configuration and Functions section. 3 Deleted package preview note from Thermal Information table Changes from Revision A (December 2016) to Revision B (December 2017) Page Changes from Revision A (December 2016) to Revision B (December 2017) Page Changed document status from Product Preview to Mixed Status. 1 Added Description (cont.) section 4 Added Description (cont.) section 5 Added Preview label to 8-pin TSSOP package. 1 Added Figure 11-2 25 Changes from Revision * (August 2016) to Revision A (December 2016) Page		11 12.6 Glossary	27
4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision D (April 2020) to Revision E (December 2021) • Changed the SOIC package size from 4.00 mm × 3.91 mm to 4.90 mm × 3.91 mm in the Device Information table • Added or left unconnected to the NC pin in the Pin Functions table • Added or left unconnected to the NC pin in the Pin Functions table • Added Functional Safety-Capable information • Added Functional Safety-Capable information 1 Changes from Revision B (December 2018) to Revision D (April 2020) Page • Changed document status from Mixed Status to Production Data • Added temperature Grade-0 devices to data sheet • Changed TSSOP package status from preview to production data • Deleted package preview note from 8-pin TSSOP package pinout drawing in Pin Configuration and Functions section. • Deleted package preview note from Thermal Information table Changes from Revision A (December 2016) to Revision B (December 2017) Page • Changed document status from Product Preview to Mixed Status. • Added Description (cont.) section • Added Description (cont.) section • Added preview label to 8-pin TSSOP package. • Changes from Revision * (August 2016) to Revision A (December 2016) • Page			
NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision D (April 2020) to Revision E (December 2021) Changed the SOIC package size from 4.00 mm × 3.91 mm to 4.90 mm × 3.91 mm in the Device Information table Added or left unconnected to the NC pin in the Pin Functions table Changed the reference design guide link in the Related Documentation section Changes from Revision C (November 2018) to Revision D (April 2020) Page Added Functional Safety-Capable information Changes from Revision B (December 2017) to Revision C (November 2018) Changed document status from Mixed Status to Production Data Changed TSSOP package status from preview to production data Changed TSSOP package status from preview to production data Deleted package preview note from 8-pin TSSOP package pinout drawing in Pin Configuration and Functions section Deleted package preview note from Thermal Information table Changes from Revision A (December 2016) to Revision B (December 2017) Page Changed document status from Product Preview to Mixed Status Added Description (cont.) section Added Description (cont.) section Added preview label to 8-pin TSSOP package Added Figure 11-2 Changes from Revision * (August 2016) to Revision A (December 2016) Page Changes from Revision * (August 2016) to Revision A (December 2016)	8.4 Device Functional Modes	13 Information	27
 Changed the SOIC package size from 4.00 mm × 3.91 mm to 4.90 mm × 3.91 mm in the Device Information table		fer from page numbers in the current version.	
table			Page
 Added or left unconnected to the NC pin in the Pin Functions table			
 Changed the reference design guide link in the Related Documentation section			
 Added Functional Safety-Capable information			
 Added Functional Safety-Capable information	Changes from Povision C (November 2018) to Po	ovision D (April 2020)	Page
Changes from Revision B (December 2017) to Revision C (November 2018) • Changed document status from Mixed Status to Production Data • Added temperature Grade-0 devices to data sheet • Changed TSSOP package status from preview to production data • Deleted package preview note from 8-pin TSSOP package pinout drawing in Pin Configuration and Functions section. • Deleted package preview note from Thermal Information table Changes from Revision A (December 2016) to Revision B (December 2017) • Changed document status from Product Preview to Mixed Status. • Added Description (cont.) section • Added preview label to 8-pin TSSOP package. • Changed y-axis values in Figure 7-15 • Added Figure 11-2 Changes from Revision * (August 2016) to Revision A (December 2016) Page	Added Functional Safety-Capable information	SVISION D (April 2020)	1
 Changed document status from Mixed Status to Production Data	<u> </u>		
 Added temperature Grade-0 devices to data sheet Changed TSSOP package status from preview to production data Deleted package preview note from 8-pin TSSOP package pinout drawing in <i>Pin Configuration and Functions</i> section Deleted package preview note from <i>Thermal Information</i> table Changes from Revision A (December 2016) to Revision B (December 2017) Page Changed document status from Product Preview to Mixed Status Added <i>Description (cont.)</i> section Added preview label to 8-pin TSSOP package Changed y-axis values in Figure 7-15 Added Figure 11-2 Changes from Revision * (August 2016) to Revision A (December 2016) 			
 Changed TSSOP package status from preview to production data			
 Deleted package preview note from 8-pin TSSOP package pinout drawing in Pin Configuration and Functions section			
section	 Changed TSSOP package status from preview to 	production data	1
 Deleted package preview note from Thermal Information table Changes from Revision A (December 2016) to Revision B (December 2017) Changed document status from Product Preview to Mixed Status Added Description (cont.) section Added preview label to 8-pin TSSOP package Changed y-axis values in Figure 7-15 Added Figure 11-2 Changes from Revision * (August 2016) to Revision A (December 2016) 			
 Changed document status from Product Preview to Mixed Status. Added Description (cont.) section Added preview label to 8-pin TSSOP package. Changed y-axis values in Figure 7-15 Added Figure 11-2 Changes from Revision * (August 2016) to Revision A (December 2016) 			
 Changed document status from Product Preview to Mixed Status. Added Description (cont.) section Added preview label to 8-pin TSSOP package. Changed y-axis values in Figure 7-15 Added Figure 11-2 Changes from Revision * (August 2016) to Revision A (December 2016) 	Changes from Revision A (December 2016) to Re	evision B (December 2017)	Page
 Added Description (cont.) section Added preview label to 8-pin TSSOP package Changed y-axis values in Figure 7-15 Added Figure 11-2 Changes from Revision * (August 2016) to Revision A (December 2016) 			
 Added preview label to 8-pin TSSOP package			
 Changed y-axis values in Figure 7-15 Added Figure 11-2 Changes from Revision * (August 2016) to Revision A (December 2016) 			
• Added Figure 11-2			
Changes from Revision * (August 2016) to Revision A (December 2016) Page			
	- Added Figure 11-2		25
	Changes from Revision * (August 2016) to Revisi	ion A (December 2016)	Page

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Added thermal values for the D (SOIC) package in the Thermal Information table4




5 Device Comparison


Table 5-1. Device Comparison

PRODUCT	GAIN (V/V)
INA240A1-Q1	20
INA240A2-Q1	50
INA240A3-Q1	100
INA240A4-Q1	200

6 Pin Configuration and Functions



NC- no internal connection For INA240-Q1, Grade 1 only



NC- no internal connection For INA240-Q1, Grade 0 and Grade 1

Figure 6-1. INA240-Q1 PW Package 8-Pin TSSOP Top View

Figure 6-2. INA240-Q1 D Package 8-Pin SOIC Top View

Table 6-1. Pin Functions

PIN					
NAME	PW (TSSOP)	D (SOIC)	I/O	DESCRIPTION	
GND	4	2	Analog	Ground	
IN-	3	1	Analog input	Connect to load side of shunt resistor	
IN+	2	8	Analog input	out Connect to supply side of shunt resistor	
NC	1	4	_	Reserved. Connect to ground or leave floating	
OUT	8	5	Analog output	Output voltage	
REF1	7	7	Analog input	Reference 1 voltage. Connect to 0 V to VS; see the <i>Adjusting the Output Midpoint With the Reference Pins</i> section for connection options	
REF2	6	3	Analog input	Reference 2 voltage. Connect to 0 V to VS; see the Adjusting the Output Midpoint W the Reference Pins section for connection options	
VS	5	6	_	Power supply, 2.7 V to 5.5 V	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

1 3 1	,	MIN	MAX	UNIT	
Supply voltage		6	V		
Analog inputs, V _{IN+} , V _{IN-} (2)	Differential (V _{IN+}) – (V _{IN} –)	-80	80	V	
Arialog iriputs, V _{IN+} , V _{IN-}	Common-mode	-6	90	V	
REF1, REF2, NC inputs		GND - 0.3	V _S + 0.3	V	
Output		GND - 0.3	V _S + 0.3	V	
Operating free-air temperature, T _A		– 55	150	°C	
Junction temperature, T _J			150	°C	
Storage temperature, T _{stg}		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{CM}	Common-mode input voltage	-4	80	V
Vs	Operating supply voltage	2.7	5.5	V
T _A	Operating free-air temperature	-40	125	°C
T _A	Operating free-air temperature, INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1	-40	150	°C

7.4 Thermal Information

		INA2	INA240-Q1			
	THERMAL METRIC(1)	PW (TSSOP)	D (SOIC)	UNIT		
		8 PINS	8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	149.1	113.5	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	33.2	51.9	°C/W		
R _{θJB}	Junction-to-board thermal resistance	78.4	57.8	°C/W		
ΨЈТ	Junction-to-top characterization parameter	1.5	10.2	°C/W		
ΨЈВ	Junction-to-board characterization parameter	76.4	56.9	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: INA240-Q1

⁽²⁾ V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- pins, respectively.



7.5 Electrical Characteristics

at T_A = 25 °C, V_S = 5 V, V_{SENSE} = V_{IN+} - V_{IN-} , V_{CM} = 12 V, and V_{REF1} = V_{REF2} = V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
		V _{IN+} = -4 V to 80 V, V _{SENSE} = 0 mV T _A = -40°C to 125°C	-4		80	
V _{CM}	Common-mode input range	T _A = -40°C to 150°C, INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1	-4		80	V
		V _{IN+} = -4 V to 80 V, V _{SENSE} = 0 mV T _A = -40°C to 125°C	120	132		
CMRR	Common-mode rejection ratio	$T_A = -40^{\circ}\text{C}$ to 150°C, INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1	120	132		dB
		f = 50 kHz		93		
V _{OS}	Offset voltage, input-referred	V _{SENSE} = 0 mV		±5	±25	μV
		V_{SENSE} = 0 mV, T_A = -40°C to 125°C		±50	±250	
dV _{OS} /dT	Offset voltage drift	T _A = -40°C to 150°C, INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1		±50	±250	nV/°C
		V _S = 2.7 V to 5.5 V, V _{SENSE} = 0 mV T _A = -40°C to 125°C		±1	±10	
PSRR	Power-supply rejection ratio	$T_A = -40^{\circ}\text{C}$ to 150°C, INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1		±1	±10	μV/V
I _B	Input bias current	I _{B+} , I _{B-} , V _{SENSE} = 0 mV		90		μA
	Reference input range		0		Vs	V
OUTPUT						
		INA240A1-Q1		20		
G	Gain	INA240A2-Q1		50		V/V
J		INA240A3-Q1		100		,,
		INA240A4-Q1		200		
		$GND + 50 \text{ mV} \le V_{OUT} \le V_{S} - 200 \text{ mV}$		±0.05%	±0.20%	
	Cain arrar	T _A = -40°C to 125°C		±0.5	±2.5	
	Gain error	$T_A = -40^{\circ}\text{C to }150^{\circ}\text{C},$ INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1		±0.5	±2.5	ppm/°C
	Nonlinearity error	$GND + 10 \text{ mV} \le V_{OUT} \le V_{S} - 200 \text{ mV}$		±0.01%		
		V _{OUT} = (V _{REF1} - V _{REF2}) / 2 at V _{SENSE} = 0 mV, T _A = -40°C to 125°C		0.02%	0.1%	
	Reference divider accuracy	T _A = – 40°C to 150°C, INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1		0.02%	0.1%	
		INA240A1-Q1	-	20		
RVRR	Reference voltage rejection ratio (input-referred)	INA240A3-Q1		5		μV/V
	(pat 10.0.102)	INA240A2-Q1, INA240A4-Q1	-	2		
	Maximum capacitive load	No sustained oscillation		1		nF
VOLTAGE (OUTPUT ⁽²⁾	·				
		$R_L = 10 \text{ k}\Omega \text{ to GND}$ $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		V _S - 0.05	V _S - 0.2	
	Swing to V_S power-supply rail	$T_A = -40^{\circ}\text{C}$ to 150°C, INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1		$V_{S} - 0.05$	V _S - 0.2	V
	Suring to CAID	R_L = 10 kΩ to GND, V_{SENSE} = 0 mV V_{REF1} = V_{REF2} = 0 V T_A = -40°C to 125°C		V _{GND} + 1	V _{GND} + 10	\ /
	Swing to GND	T _A = - 40°C to 150°C, INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1		V _{GND} + 1	V _{GND} + 10	- mV




at T_A = 25 °C, V_S = 5 V, V_{SENSE} = V_{IN+} – V_{IN-} , V_{CM} = 12 V, and V_{REF1} = V_{REF2} = V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREQUE	NCY RESPONSE					
BW	D duidth	All gains, –3-dB bandwidth		400		- kHz
BVV	Bandwidth	All gains, 2% THD+N ⁽¹⁾		100		KHZ
	Settling time - output settles to 0.5% of	INA240A1-Q1		9.6		
	final value	INA240A4-Q1		9.8		μs
SR	Slew rate			2		V/µs
NOISE (II	NPUT REFERRED)					
	Voltage noise density			40		nV/√ Hz
POWER	SUPPLY					
		T _A = -40°C to 125°C	2.7		5.5	
V _S	Operating voltage range	T _A = -40°C to 150°C, INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1	2.7		5.5	V
		V _{SENSE} = 0 mV		1.8	2.4	
I _Q	Quiescent current	I _Q vs temperature, T _A = -40°C to 125°C			2.6	mA
·u	Quicocont current	$T_A = -40^{\circ}\text{C}$ to 150°C, INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1			2.6	
TEMPER	ATURE RANGE					
			-40		125	
	Specified range	INA240A1EDRQ1, INA240A2EDRQ1, INA240A3EDRQ1, INA240A4EDRQ1	-40		150	°C

See the *Input Signal Bandwidth* section for more details. See Figure 7-13.


⁽¹⁾ (2)

7.6 Typical Characteristics





7.6 Typical Characteristics (continued)



7.6 Typical Characteristics (continued)




Figure 7-13. Output Voltage Swing vs Output Current




Figure 7-14. Input Bias Current vs Common-Mode Voltage




Figure 7-15. Input Bias Current vs Common-Mode Voltage





Figure 7-16. Input Bias Current vs Temperature







Figure 7-18. Input-Referred Voltage Noise vs Frequency



7.6 Typical Characteristics (continued)




8 Detailed Description

8.1 Overview

The INA240-Q1 is a current-sense amplifier that offers a wide common-mode range, precision, zero-drift topology, excellent common-mode rejection ratio (CMRR), and features enhanced pulse width modulation (PWM) rejection. Enhanced PWM rejection reduces the effect of common-mode transients on the output signal that are associated with PWM signals. Multiple gain versions are available to allow for the optimization of the desired full-scale output voltage based on the target current range expected in the application.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Amplifier Input Signal

The INA240-Q1 is designed to handle large common-mode transients over a wide voltage range. Input signals from current measurement applications for linear and PWM applications can be connected to the amplifier to provide a highly accurate output, with minimal common-mode transient artifacts.

8.3.1.1 Enhanced PWM Rejection Operation

The enhanced PWM rejection feature of the INA240-Q1 provides increased attenuation of large common-mode $\Delta V/\Delta t$ transients. Large $\Delta V/\Delta t$ common-mode transients associated with PWM signals are employed in applications such as motor or solenoid drive and switching power supplies. Traditionally, large $\Delta V/\Delta t$ common-mode transitions are handled strictly by increasing the amplifier signal bandwidth, which can increase chip size, complexity and ultimately cost. The INA240-Q1 is designed with high common-mode rejection techniques to reduce large $\Delta V/\Delta t$ transients before the system is disturbed as a result of these large signals. The high AC CMRR, in conjunction with signal bandwidth, allows the INA240-Q1 to provide minimal output transients and ringing compared with standard circuit approaches.

8.3.1.2 Input Signal Bandwidth

The INA240-Q1 input signal, which represents the current being measured, is accurately measured with minimal disturbance from large $\Delta V/\Delta t$ common-mode transients as previously described. For PWM signals typically associated with motors, solenoids, and other switching applications, the current being monitored varies at a significantly slower rate than the faster PWM frequency.

The INA240-Q1 bandwidth is defined by the -3-dB bandwidth of the current-sense amplifier inside the device; see the *Electrical Characteristics* table. The device bandwidth provides fast throughput and fast response required for the rapid detection and processing of overcurrent events. Without the higher bandwidth, protection circuitry may not have adequate response time and damage may occur to the monitored application or circuit.

Copyright © 2021 Texas Instruments Incorporated

Figure 8-1 shows the performance profile of the device over frequency. Harmonic distortion increases at the upper end of the amplifier bandwidth with no adverse change in detection of overcurrent events. However, increased distortion at the highest frequencies must be considered when the measured current bandwidth begins to approach the INA240-Q1 bandwidth.

For applications requiring distortion sensitive signals, Figure 8-1 provides information to show that there is an optimal frequency performance range for the amplifier. The full amplifier bandwidth is always available for fast overcurrent events at the same time that the lower frequency signals are amplified at a low distortion level. The output signal accuracy is reduced for frequencies closer to the maximum bandwidth. Individual requirements determine the acceptable limits of distortion for high-frequency, current-sensing applications. Testing and evaluation in the end application or circuit is required to determine the acceptance criteria and to validate the performance levels meet the system specifications.




Figure 8-1. Performance Over Frequency

8.3.2 Selecting the Sense Resistor (R_{SENSE})

The INA240-Q1 determines the current magnitude from measuring the differential voltage developed across a resistor. This resistor is referred to as a *current-sensing* resistor or a *current-shunt* resistor. The flexible design of the device allows a wide input signal range across this current-sensing resistor.

The current-sensing resistor is ideally chosen solely based on the full-scale current to be measured, the full-scale input range of the circuitry following the device, and the device gain selected. The minimum current-sensing resistor is a design-based decision in order to maximize the input range of the signal chain circuitry. Full-scale output signals that are not maximized to the full input range of the system circuitry limit the ability of the system to exercise the full dynamic range of system control.

Two important factors to consider when finalizing the current-sensing resistor value are: the required current measurement accuracy and the maximum power dissipation across the resistor. A larger resistor voltage provides for a more accurate measurement, but increases the power dissipation in the resistor. The increased power dissipation generates heat, which reduces the sense resistor accuracy because of the temperature coefficient. The voltage signal measurement uncertainty is reduced when the input signal gets larger because any fixed errors become a smaller percentage of the measured signal. The design trade-off to improve measurement accuracy increases the current-sensing resistor value. The increased resistance value results in an increased power dissipation in the system which can additionally decrease the overall system accuracy. Based on these relationships, the measurement accuracy is inversely proportional to both the resistance value and power dissipation contributed by the current-shunt selection.

By increasing the current-shunt resistor, the differential voltage is increased across the resistor. Larger input differential voltages require a smaller amplifier gain to achieve a full-scale amplifier output voltage. Smaller current-shunt resistors are desired but require large amplifier gain settings. The larger gain settings often have increased error and noise parameters, which are not attractive for precision designs. Historically, the design goals for high-performance measurements forced designers to accept selecting larger current-sense resistors and the lower gain amplifier settings. The INA240-Q1 provides 100-V/V and 200-V/V gain options that offer the

high-gain setting and maintains high-performance levels with offset values below 25 μ V. These devices allow for the use of lower shunt resistor values to achieve lower power dissipation and still meet high system performance specifications.

Table 8-1 shows an example of the different results obtained from using two different gain versions of the INA240-Q1. From the table data, the higher gain device allows a smaller current-shunt resistor and decreased power dissipation in the element. The *Calculating Total Error* section provides information on the error calculations that must be considered in addition to the gain and current-shunt value when designing with the INA240-Q1.

	PARAMETER	EQUATION	RESULTS		
	PARAMETER	EQUATION	INA240A1-Q1	INA240A4-Q1	
	Gain	_	20 V/V	200 V/V	
V_{DIFF}	Ideal maximum differential input voltage	V _{DIFF} = V _{OUT} / Gain	150 mV	15 mV	
R _{SENSE}	Current-sense resistor value	R _{SENSE} = V _{DIFF} / I _{MAX}	15 mΩ	1.5 mΩ	
P _{RSENSE}	Current-sense resistor power dissipation	R _{SENSE} × I _{MAX} ²	1.5 W	0.15 W	

Table 8-1. R_{SENSE} Selection and Power Dissipation⁽¹⁾

8.4 Device Functional Modes

8.4.1 Adjusting the Output Midpoint With the Reference Pins

Figure 8-2 shows a test circuit for reference-divider accuracy. The INA240-Q1 output is configurable to allow for unidirectional or bidirectional operation.




Figure 8-2. Test Circuit For Reference Divider Accuracy

Note

Do not connect the REF1 pin or the REF2 pin to any voltage source lower than GND or higher than V_{S} .

The output voltage is set by applying a voltage or voltages to the reference voltage inputs, REF1 and REF2. The reference inputs are connected to an internal gain network. There is no operational difference between the two reference pins.

8.4.2 Reference Pin Connections for Unidirectional Current Measurements

Unidirectional operation allows current measurements through a resistive shunt in one direction. For unidirectional operation, connect the device reference pins together and then to the negative rail (see the *Ground Referenced Output* section) or the positive rail (see the *VS Referenced Output* section). The required differential input polarity depends on the output voltage setting. The amplifier output moves away from the referenced rail proportional to the current passing through the external shunt resistor. If the amplifier reference pins are connected to the positive rail, then the input polarity must be negative to move the amplifier output down

⁽¹⁾ Full-scale current = 10 A, and full-scale output voltage = 3 V.

(towards ground). If the amplifier reference pins are connected at ground, then the input polarity must be positive to move the amplifier output up (towards supply).

The following sections describe how to configure the output for unidirectional operation cases.

8.4.2.1 Ground Referenced Output

When using the INA240-Q1 in a unidirectional mode with a ground referenced output, both reference inputs are connected to ground; this configuration takes the output to ground when there is a 0-V differential at the input (as Figure 8-3 shows).




Figure 8-3. Ground Referenced Output

8.4.2.2 VS Referenced Output

Unidirectional mode with a VS referenced output is configured by connecting both reference pins to the positive supply. Use this configuration for circuits that require power-up and stabilization of the amplifier output signal and other control circuitry before power is applied to the load (as shown in Figure 8-4).




Figure 8-4. VS Referenced Output

8.4.3 Reference Pin Connections for Bidirectional Current Measurements

Bidirectional operation allows the INA240-Q1 to measure currents through a resistive shunt in two directions. For this operation case, the output voltage can be set anywhere within the reference input limits. A common configuration is to set the reference inputs at half-scale for equal range in both directions. However, the reference inputs can be set to a voltage other than half-scale when the bidirectional current is non-symmetrical.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

8.4.3.1 Output Set to External Reference Voltage

Connecting both pins together and then to a reference voltage results in an output voltage equal to the reference voltage for the condition of shorted input pins or a 0-V differential input; this configuration is shown in Figure 8-5. The output voltage decreases below the reference voltage when the IN+ pin is negative relative to the IN- pin and increases when the IN+ pin is positive relative to the IN- pin. This technique is the most accurate way to bias the output to a precise voltage.




Figure 8-5. External Reference Output

8.4.3.2 Output Set to Midsupply Voltage

By connecting one reference pin to VS and the other to the GND pin, the output is set at half of the supply when there is no differential input, as shown in Figure 8-6. This method creates a ratiometric offset to the supply voltage, where the output voltage remains at VS / 2 for 0 V applied to the inputs.




Figure 8-6. Midsupply Voltage Output

8.4.3.3 Output Set to Mid-External Reference

In this case, an external reference is divided by two by connecting one REF pin to ground and the other REF pin to the reference, as shown in Figure 8-7.






Figure 8-7. Mid-External Reference Output

8.4.3.4 Output Set Using Resistor Divider

The INA240-Q1 REF1 and REF2 pins allow for the midpoint of the output voltage to be adjusted for system circuitry connections to analog to digital converters (ADCs) or other amplifiers. The REF pins are designed to be connected directly to supply, ground, or a low-impedance reference voltage. The REF pins can be connected together and biased using a resistor divider to achieve a custom output voltage. If the amplifier is used in this configuration, as shown in Figure 8-8, use the output as a differential signal with respect to the resistor divider voltage. Use of the amplifier output as a single-ended signal in this configuration is not recommended because the internal impedance shifts can adversely affect device performance specifications.




Figure 8-8. Setting the Reference Using a Resistor Divider

8.4.4 Calculating Total Error

The INA240-Q1 electrical specifications (see the *Electrical Characteristics* table) include typical individual error terms (such as gain error, offset error, and nonlinearity error). Total error, including all of these individual error components, is not specified in the *Electrical Characteristics* table. In order to accurately calculate the expected error of the device, the device operating conditions must first be known. Some current-shunt monitors specify a total error in the product data sheet. However, this total error term is accurate under only one particular set of operating conditions. Specifying the total error at this point has limited value because any deviation from these specific operating conditions no longer yields the same total error value. This section discusses the individual error sources and how the device total error value can be calculated from the combination of these errors for specific conditions.

Two examples are provided in Table 8-2 and Table 8-3 that detail how different operating conditions can affect the total error calculations. Typical and maximum calculations are shown as well to provide the user more information on how much error variance is present from device to device.

8.4.4.1 Error Sources

The typical error sources that have the largest effect on the total error of the device are gain error, nonlinearity, common-mode rejection ratio, and input offset voltage error. For the INA240-Q1, an additional error source (referred to as the *reference voltage rejection ratio*) is also included in the total error value.

8.4.4.2 Reference Voltage Rejection Ratio Error

Reference voltage rejection ratio refers to the amount of error induced by applying a reference voltage to the INA240-Q1 that deviates from the mid-point of the device supply voltage.

8.4.4.2.1 Total Error Example 1

Table 8-2. Total Error Calculation: Example 1(1)

TERM	SYMBOL	EQUATION	TYPICAL VALUE
Initial input offset voltage	V _{OS}	_	5 μV
Added input offset voltage because of common-mode voltage	Vos_cm	$\frac{1}{10^{\left(\frac{\text{CMRR_dB}}{20}\right)}} \times (V_{\text{CM}} - 12V)$	0 μV
Added input offset voltage because of reference voltage	V_{OS_REF}	RVRR × V _S / 2 – V _{REF}	0 μV
Total input offset voltage	V _{OS_Total}	$\sqrt{(V_{OS})^2 + (V_{OS_CM})^2 + (V_{OS_REF})^2}$	5 μV
Error from input offset voltage	Error_V _{OS}	$\frac{V_{OS_Total}}{V_{SENSE}} \times 100$	0.05%
Gain error	Error_Gain	_	0.05%
Nonlinearity error	Error_Lin	_	0.01%
Total error	_	$\sqrt{(\text{Error}_V_{os})^2 + (\text{Error}_Gain)^2 + (\text{Error}_Lin)^2}$	0.07%

⁽¹⁾ The data for Table 8-2 was taken with the INA240A4-Q1, $V_S = 5 \text{ V}$, $V_{CM} = 12 \text{ V}$, $V_{REF1} = V_{REF2} = V_S / 2$, and $V_{SENSE} = 10 \text{ mV}$.

8.4.4.2.2 Total Error Example 2

Table 8-3. Total Error Calculation: Example 2⁽¹⁾

Table of Total Ellor Galdatation Example 2									
TERM	SYMBOL	EQUATION	TYPICAL VALUE						
Initial input offset voltage	V _{OS}	_	5 μV						
Added input offset voltage because of common-mode voltage	V _{OS_CM}	$\frac{1}{10^{\left(\frac{\text{CMRR_dB}}{20}\right)}} \times (V_{\text{CM}} - 12V)$	12.1 µV						
Added input offset voltage because of reference voltage	V _{OS_REF}	RVRR × V _S / 2 – V _{REF}	5 μV						
Total input offset voltage	V _{OS_Total}	$\sqrt{(V_{OS})^2 + (V_{OS_CM})^2 + (V_{OS_REF})^2}$	14 μV						
Error from input offset voltage	Error_V _{OS}	$\frac{V_{OS_Total}}{V_{SENSE}} \times 100$	0.14%						
Gain error	Error_Gain	_	0.05%						
Nonlinearity error	Error_Lin	_	0.01%						



Table 8-3. Total Error Calculation: Example 2⁽¹⁾ (continued)

TERM	SYMBOL	SYMBOL EQUATION						
Total error	_	$\sqrt{(\text{Error}_V_{OS})^2 + (\text{Error}_Gain)^2 + (\text{Error}_Lin)^2}$	0.15%					

(1) The data for Table 8-3 was taken with the INA240A4-Q1, $V_S = 5 \text{ V}$, $V_{CM} = 60 \text{ V}$, $V_{REF1} = V_{REF2} = 0 \text{ V}$, and $V_{SENSE} = 10 \text{ mV}$.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The INA240-Q1 measures the voltage developed as current flows across the current-sensing resistor. The device provides reference pins to configure operation as either unidirectional or bidirectional output swing. When using the INA240-Q1 for inline motor current sense, the device is commonly configured for bidirectional operation.

9.1.1 Input Filtering

Note

Input filters are not required for accurate measurements using the INA240-Q1, and use of filters in this location is not recommended. If filter components are used on the input of the amplifier, follow the guidelines in this section to minimize the effects on performance.

Based strictly on user design requirements, external filtering of the current signal may be desired. The initial location that can be considered for the filter is at the output of the current amplifier. Although placing the filter at the output satisfies the filtering requirements, this location changes the low output impedance measured by any circuitry connected to the output voltage pin. The other location for filter placement is at the current amplifier input pins. This location satisfies the filtering requirement also, however the components must be carefully selected to minimally impact device performance. Figure 9-1 shows a filter placed at the inputs pins.




Figure 9-1. Filter at Input Pins

External series resistance provide a source of additional measurement error, so keep the value of these series resistors to 10-Ω or less to reduce loss of accuracy. The internal bias network shown in Figure 9-1 creates a mismatch in input bias currents (see Figure 9-2) when a differential voltage is applied between the input pins. If additional external series filter resistors are added to the circuit, a mismatch is created in the voltage drop across the filter resistors. This voltage is a differential error voltage in the shunt resistor voltage. In addition to the absolute resistor value, mismatch resulting from resistor tolerance can significantly impact the error because this value is calculated based on the actual measured resistance.






Figure 9-2. Input Bias Current vs Differential Input Voltage

The measurement error expected from the additional external filter resistors can be calculated using Equation 1, where the gain error factor is calculated using Equation 2.

Gain Error (%) =
$$100 - (100 \times \text{Gain Error Factor})$$
 (1)

The gain error factor, shown in Equation 1, can be calculated to determine the gain error introduced by the additional external series resistance. Equation 1 calculates the deviation of the shunt voltage resulting from the attenuation and imbalance created by the added external filter resistance. Table 9-1 provides the gain error factor and gain error for several resistor values.

Gain Error Factor =
$$\frac{3000}{R_S + 3000}$$
 (2)

Where:

R_S is the external filter resistance value

Table 9-1. Gain Error Factor and Gain Error For External Input Resistors

EXTERNAL RESISTANCE (Ω)	GAIN ERROR FACTOR	GAIN ERROR (%)
5	0.998	0.17
10	0.997	0.33
100	0.968	3.23


9.2 Typical Applications

The INA240-Q1 offers advantages for multiple applications including the following:

- High common-mode range and excellent CMRR enables direct inline sensing
- Ultra-low offset and drift eliminates the necessity of calibration
- Wide supply range enables a direct interface with most microprocessors

Two specific applications are provided and include more detailed information.

9.2.1 Inline Motor Current-Sense Application



Copyright © 2017, Texas Instruments Incorporated

Figure 9-3. Inline Motor Application Circuit

9.2.1.1 Design Requirements

Inline current sensing has many advantages in motor control, from torque ripple reduction to real-time motor health monitoring. However, the full-scale PWM voltage requirements for inline current measurements provide challenges to accurately measure the current. Switching frequencies in the 50-kHz to 100-kHz range create higher $\Delta V/\Delta t$ signal transitions that must be addressed to obtain accurate inline current measurements.

With a superior common-mode rejection capability, high precision, and a high common-mode specification, the INA240-Q1 provides performance for a wide range of common-mode voltages.

9.2.1.2 Detailed Design Procedure

For this application, the INA240-Q1 measures current in the drive circuitry of a 36-V, 4000-RPM motor.

To demonstrate the performance of the device, the INA240A1-Q1 with a gain of 20 V/V was selected for this design and powered from a 5-V supply.

Using the information in the *Adjusting the Output Midpoint With the Reference Pins* section, the reference point is set to midscale by splitting the supply with REF1 connected to ground and REF2 connected to supply. This configuration allows for bipolar current measurements. Alternatively, the reference pins can be tied together and driven with an external precision reference.

The current-sensing resistor is sized so that the output of the INA240-Q1 is not saturated. A value of $100\text{-m}\Omega$ was selected to maintain the analog input within the device limits.

Copyright © 2021 Texas Instruments Incorporated



9.2.1.3 Application Curve





Figure 9-4. Inline Motor Current-Sense Input and Output Signals

C005

9.2.2 Solenoid Drive Current-Sense Application



Copyright © 2016, Texas Instruments Incorporated

Figure 9-5. Solenoid Drive Application Circuit

9.2.2.1 Design Requirements

Challenges exist in solenoid drive current sensing that are similar to those in motor inline current sensing. In certain topologies, the current-sensing amplifier is exposed to the full-scale PWM voltage between ground and supply. The INA240-Q1 is well suited for this type of application.

9.2.2.2 Detailed Design Procedure

For this application, the INA240-Q1 measures current in the driver circuit of a 24-V, 500-mA water valve.

To demonstrate the performance of the device, the INA240A4-Q1 with a gain of 200 V/V was selected for this design and powered from a 5-V supply.

Using the information in the *Adjusting the Output Midpoint With the Reference Pins* section, the reference point is set to midscale by splitting the supply with REF1 connected to ground and REF2 connected to supply. Alternatively, the reference pins can be tied together and driven with an external precision reference.

A value of 10 m Ω was selected to maintain the analog input within the device limits.

9.2.2.3 Application Curve




Figure 9-6. Solenoid Drive Current Sense Input and Output Signals



9.3 What to Do and What Not to Do

9.3.1 High-Precision Applications

For high-precision applications, verify accuracy and stability of the amplifier by:

- Providing a precision reference connected to REF1 and REF2
- Optimizing the layout of the power and sensing path of the sense resistor (see the Layout section)
- Providing adequate bypass capacitance on the supply pin (see the Power Supply Decoupling section)

9.3.2 Kelvin Connection from the Current-Sense Resistor

To provide accurate current measurements, verify the routing between the current-sense resistor and the amplifier uses a Kelvin connection. Use the information provided in Figure 9-7 and the *Connection to the Current-Sense Resistor* section during device layout.




Figure 9-7. Shunt Connections to the INA240-Q1

10 Power Supply Recommendations

The INA240-Q1 series makes accurate measurements beyond the connected power-supply voltage (V_S) because the inputs (IN+ and IN-) operate anywhere between -4 V and 80 V independent of V_S . For example, the V_S power supply equals 5 V and the common-mode voltage of the measured shunt can be as high as 80 V.

Although the common-mode voltage of the input can be beyond the supply voltage, the output voltage range of the INA240-Q1 series is constrained to the supply voltage.

10.1 Power Supply Decoupling

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. TI recommends a bypass capacitor value of 0.1 μ F. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

11 Layout

11.1 Layout Guidelines

11.1.1 Connection to the Current-Sense Resistor

Poor routing of the current-sensing resistor can result in additional resistance between the input pins of the amplifier. Any additional high-current carrying impedance can cause significant measurement errors because the current resistor has a very-low-ohmic value. Use a Kelvin or 4-wire connection to connect to the device input pins. This connection technique ensures that only the current-sensing resistor impedance is detected between the input pins.

11.2 Layout Example




Figure 11-1. Recommended TSSOP Package Layout






Figure 11-2. Recommended SOIC Package Layout

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, INA240EVM User's Guide
- Texas Instruments, Motor Control Application Report
- Texas Instruments, 48-V Three-Phase Inverter With Shunt-Based In-Line Motor Phase Current Sensing Reference Design

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 18-Nov-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA240A1EDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	240A1E	Samples
INA240A1QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	240A1Q	Samples
INA240A1QPWRQ1	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	Q240A1	Samples
INA240A2EDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	240A2E	Samples
INA240A2QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	240A2Q	Samples
INA240A2QPWRQ1	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	Q240A2	Samples
INA240A3EDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	240A3E	Samples
INA240A3QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	240A3Q	Samples
INA240A3QPWRQ1	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	Q240A3	Samples
INA240A4EDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	240A4E	Samples
INA240A4QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	240A4Q	Samples
INA240A4QPWRQ1	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	Q240A4	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 18-Nov-2021

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA240-Q1:

Catalog: INA240

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Nov-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA240A1EDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A1QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A1QPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
INA240A2EDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A2QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A2QPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
INA240A3EDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A3QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A3QPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
INA240A4EDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A4QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A4QPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 18-Nov-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA240A1EDRQ1	SOIC	D	8	2500	340.5	336.1	25.0
INA240A1QDRQ1	SOIC	D	8	2500	340.5	336.1	25.0
INA240A1QPWRQ1	TSSOP	PW	8	2000	367.0	367.0	35.0
INA240A2EDRQ1	SOIC	D	8	2500	340.5	336.1	25.0
INA240A2QDRQ1	SOIC	D	8	2500	340.5	336.1	25.0
INA240A2QPWRQ1	TSSOP	PW	8	2000	853.0	449.0	35.0
INA240A3EDRQ1	SOIC	D	8	2500	340.5	336.1	25.0
INA240A3QDRQ1	SOIC	D	8	2500	340.5	336.1	25.0
INA240A3QPWRQ1	TSSOP	PW	8	2000	853.0	449.0	35.0
INA240A4EDRQ1	SOIC	D	8	2500	340.5	336.1	25.0
INA240A4QDRQ1	SOIC	D	8	2500	340.5	336.1	25.0
INA240A4QPWRQ1	TSSOP	PW	8	2000	853.0	449.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated