ECE 425 VLSI Circuit Design Lab 4 prelab

Lab partners: YI HAN, Kemal Dilsiz.

Time: Feb, 14,2017

Truth table

Operation	op6	op5	op4	op3	op2	op1	op0
AND	0	0	0	1	-	0	Q (
OR	0	1	l	1	-	0	1
NOR		0	0	0	-	0	1
XOR	0		1	0	-	0	1
ADD	0	1	0	1	0	0	0
SUB	1	0	1	0	1	0	10
SLT	0	1	0	0	_	0	1
Table 1 – Partial Function Table for Alternative ALU							

Slicing plan

