
Lab09 Yi Han Kemal Dilsiz

We added the shifter into datapath and put an extra input to ALU.

ALU result is decided with a mux4 like the picture below.



The input of the shifter is the instr[11:15] because that is the part which is being shifted.

Shamt comes from instr[16:21]. Right and Aith are decided according to the funct in datapath module as you can also see in our system verilog tar folder.

Below is the simulation successfully completed.

Requirements for the successful simulation are the same because we have tested xor, nor, sll, srl, and sra with commands that would not change the output.

Name	Value	0 ns	100 ns	200 ns	300 ns   40
™ clk	1				
⅓ phl	1				
<b>№</b> ph2	0				
¹⊌ reset	0				
™ memwrite	0				
■ adr[7:0]	14	(00)\\\\\.\\\.		<b>∞</b>	10 \\\\\ 14 \
• - writedata[7:0]	07	XX	(05) XX	03 XX (Oc	05
• ■ memdata[7:0]	20	44 \\\\\.	XXXXXXXXXXXX	<b>∞</b>	24 \(\\(\\) 20 \
•	00000008				
•■■ REGBITS[31:0]	00000003				
P-■ RAM[7:0][7:0]	03,XX,04,07,0c,05,XX,X	(XX, XX, XX, X	(XX, XX, X) ( <b>0</b> 3	, xx, x <mark>X 0</mark> 3, xx	X 03, XX
• <del></del>	03	XX			
· [6][7:0]	хх			х	X
• <del></del>	04		Х	×	
• · 🕶 [4][7:0]	07		XX		
• 🖥 [3][7:0]	0c		XX		
• <b>= [</b> 2][7:0]	05	XX			
• 📲 [1][7:0]	XX				
•	XX				
• • state[3:0]	FETCH1	$\bigcirc$	000000000000000000000000000000000000000	0000000000	00000000000000000000000000000000000000

