USB-UP Nano sockets. J1 pin 1 = D13; J2 pin 1 = D12.

15.24 mm between socket rows; 2.54 mm pitch; user supplies classic 5 V Nano.

J3/J4: one externally powered DS18B20 per data pin. Pull-ups fitted.

J5: pH Gravity board OR SEN0219 v1 analog CO2. Never both on one Nano.

J9: 3.3 V breakout only. WAKE/ADDR can use J10 ground terminals.

No Nano VIN, 3V3 or AREF connection. USB supplies the 5 V rail.


R5/C5 filter A0; R6 pulls unplugged cable low. Electrode presence is not detected.


NC marks on unused Nano pins are intentional. Equal net labels connect.

R1/R2 4.7k water; R3/R4 overflow; R7 DHT; R8–R11 I2C pull-ups.

TP1=5V; TP2=GND; TP3=3V3; TP4=A0. Test pads are copper only.

Prototype: refer to validation and bring-up instructions before deployment.





























































































AOG / PixelCoda

Sheet: /
File: aog-nano-carrier-rev-a.kicad_sch

Title: AOG Nano Carrier — one PCB, two firmware roles

Size: A2	Date: 2026-09-25	**Rev: A — prototype**
KiCad E.D.A. eeschema 6.0.11+dfsg-1		Id: 1/1