
Separate Nsight stage captures; cache control=all
DRAM traffic per kernel capture (MiB)
0
2000
4000
6000
8000
10000
DRAM read
DRAM write
optimized/causal/256/PV
optimized/causal/256/QK
optimized/causal/256/softmax
optimized/causal/4096/PV
optimized/causal/4096/QK
optimized/causal/4096/softmax
optimized/dense/256/PV
optimized/dense/256/QK
optimized/dense/256/softmax
optimized/dense/4096/PV
optimized/dense/4096/QK
optimized/dense/4096/softmax
ptx/causal/256/PV
ptx/causal/256/QK
ptx/causal/256/softmax
ptx/causal/4096/PV
ptx/causal/4096/QK
ptx/causal/4096/softmax
ptx/dense/256/PV
ptx/dense/256/QK
ptx/dense/256/softmax
ptx/dense/4096/PV
ptx/dense/4096/QK
ptx/dense/4096/softmax
wmma/causal/256/PV
wmma/causal/256/QK
wmma/causal/256/softmax
wmma/causal/4096/PV
wmma/causal/4096/QK
wmma/causal/4096/softmax
wmma/dense/256/PV
wmma/dense/256/QK
wmma/dense/256/softmax
wmma/dense/4096/PV
wmma/dense/4096/QK
wmma/dense/4096/softmax