




MCU




Socket




Headers for FPGA




Supply generation




Clock




GPIO



Reset



EEPROM



All address pins to GND as in FPGA test, writing enabled