Tutorial 9

CS2106: Introduction to Operating Systems

TLB + Paging + Virtual Paging

Setup

- Page Size = Frame Size = 4KB
- TLB = 2 entries (0..1)
- Page Table = 8 entries (i.e. 8 pages, 0..7)
- Physical Frame = 8 frames (0..7)
- Swap Page (Virtual page in hard disk) = 16 pages (0..15)

Below is a snapshot of process P at time T



Page No.	Frame No.
3	7
0	4


TLB

Page No.	Frame No./ Swap Page No.	Memory Resident?	Valid?	
0	4	1 <	1	
1	1	1	1	5 P
2	1	0 ←	1	
3	7	1	1	
4	2	1	1	
5	15	0	1	
6		0	0	_
7		0	0	


Page Table

Setup


- Page Size = Frame Size = 4KB
- TLB = 2 entries (0..1)
- Page Table = 8 entries (i.e. 8 pages, 0..7)
- Physical Frame = 8 frames (0..7)
- Swap Page (Virtual page in hard disk) = 16 pages (0..15)




Virtual	Memory
Sp	ace



Page Table







Secondary Storage

Below is the skeleton of the access algorithm for this setup. Give the missing algorithm for the OS **TLB fault** and **page fault** handlers.

Algorithm for accessing virtual address VA:


- 1. [HW] VA is decomposed into <Page#, Offset>
- 2. [HW] Search TLB for <Page#>:
 - a. If TLB miss: Trap to OS { TLB Fault }
- 3. [HW] Is <Page#> memory resident?
 - a. Non-memory resident: Trap to OS { Page Fault }
- 4. [HW] Use <Frame#><Offset> to access physical memory.

Question 1(a): TLB Fault

Algorithm for TLB Fault Handler, given <Page#>


- 1. [OS] Access full page table of the process (e.g. in the PCB of the process), <Page#> is the index
- 2. [OS] Check whether valid bit is set, if not segmentation fault. <
- 3. [OS] Load the relevant PTE into TLB.
- 4. [OS] Return from trap.


Question 1(a): TLB Fault





Algorithm for Page Fault Handler, given <Page#>


- 1. [OS] Global/Local replacement, Replacement algorithm applicable here
- 2. [OS] Write out the page to be replaced if needed.
- 3. [OS] Locate the page in secondary swap pages.
- 4. [OS] Load the page into a physical frame.
- 5. [OS] Update page table entries.
- 6. [OS] Update TLB
- 7. [OS] Return from Trap











- Using (a), walkthrough the following access in sequence. For simplicity, only the page number is given.
- If TLB/ Page Replacement is needed, just pick the entry with the smallest page number
- i. Access Page 3
- ii. Access Page 1
- iii. Access Page 5

Page No.	Frame No.
<mark>3</mark>	<mark>7</mark>
0	4

TLB

(i) Access Page 3

Is PTE for Page 3 in TLB?


YES

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7

0	F4	T
1	F1	T
2	S1	T
3	F7	T
4	F2	T
5	S15	T
6		F
7		F
	· · · · · · · · · · · · · · · · · · ·	

Frame	0	
	1	Page 1
	2	Page 4
	3	
	4	Page 0
	5	
	6	
	7	Page 3
		Physical

memory



Virtual Memory Space

Page Table

Secondary Storage

Page No.	Frame No.
3	7
0	4

TLB

Swap

Page 2

4

6

9

10

11

12

13

14

Page 5

(i) Access Page 3

TLB Hit

Page	0
Page	1
Page	2
Page	3
Page	4
Page	5
Page	6

0	F4	Ŧ
1	F1	T
2	S1	T
3	F7	T
4	F2	T
5	S15	T
6	1	F
7		F

Page Table

Frame	0	
	1	Page 1
	2	Page 4
	3	
	4	Page 0
	5	
	6	
	7	Page 3
		Physical

memory

Virtual Memory Space

Page 7

Secondary Storage

Page No.	Frame No.
3	7
0	4

TLB

Swap

Page 2


(ii) Access Page 1

Is PTE for Page 1 in TLB?

NO

Page	0
Page	1
Page	2
Page	3
Page	4
Page	5
Page	6
Page	7

0	F4	T
1	F1	T
2	S1	T
3	F7	T
4	F2	T
5	S15	Į.
6		F
7		F
		·



Virtual Memory Space

Page Table

Page No.	Frame No.
3	7
0	4

(ii) Access Page 1

TLB


Is Page 1 Memory Resident?

YES

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7

0	F4	H.
1	F1	T
2	S1	T
3	F7	T
4	F2	T
5	s15	T
6		F
7		F
'		

Frame	0	
	1	Page 1
	2	Page 4
	3	
	4	Page 0
	5	
	6	
	7	Page 3
		Physical memory



Page Table

Page No.	Frame No.
3	7
1	1


(ii) Access Page 1 TLB

Load the relevant PTE into TLB (Pick entry with smallest page number for replacement)

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7

F4	Т
F1	T
s1	Т
F7	Т
F2	Т
S15	T
	F
	F
	F1 S1 F7 F2

	•	Physical memory
	7	Page 3
	6	
	5	
	4	Page 0
	3	
	2	Page 4
	1	Page 1
Frame	0	



Swap

Page Table

Secondary Storage

Page No.	Frame No.
3	7
1	1

Swap

TLB


(ii) Access Page 1

TLB-Miss, Memory Resident, i.e. TLB handler executed

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7

0	F4	T
1	F1	T
2	S1	T
3	F7	T
4	F2	T
5	s15	T
6	1	F
7		F

Frame	0	
	1	Page 1
	2	Page 4
	3	
	4	Page 0
	5	
	6	
	7	Page 3
		Physical



Virtual Memory Space

Page Table

memory

Secondary Storage

(ii) Access Page 1

Page No.	Frame No.
3	7
1	1

TLB

Page No.	Frame No./ Swap Page No.	Memory Resident?	Valid?
0	4	1	1
1	1	1	1
2	1	0	1
3	7	1	1
4	2	1	1
5	15	0	1
6		0	0
7		0	0

Page Table

Page No.	Frame No.
3	7
0	4

TLB

Swap

Page 2

6

10

11

12

13

14

Page 5

(iii) Access Page 5

Is PTE for Page 5 in TLB?

NO

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7

0	F4	T
1	F1	T
2	S1	Т
3	F7	Т
4	F2	Т
4 5	<u>\$15</u>	T
6	-	F
7		F

-rame	0	
	1	Page 1
	2	Page 4
	3	
	4	Page 0
	5	
	6	
	7	Page 3
		Physical

memory

Virtual Memory Space

Page Table

Page No.	Frame No.
3	7
0	4

Page 2

Swap

Page 5

(iii) Access Page 5

TLB

Is Page 5 Memory Resident?

NO

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7

0	F4	T
1	F1	T
2	S1	T
3	F7	T
4	F2	T
5	<mark>S15</mark>	T
6		F
7		F
,		

rame	0	
	1	Page 1
	2	Page 4
	3	
	4	Page 0
	5	
	6	
	7	Page 3
		Physical

memory

Virtual Memory Space

Page Table

Secondary Storage

Page No.	Frame No.
3	7
0	4

(iii) Access Page 5

TLB

Page Replacement is needed, pick the entry with the smallest page number.

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7

F4	T
F1	T
S1	T
F7	T
F2	T
S15	T
1	F
	F
	F1 S1 F7 F2

Frame	0	
	1	Page 1
	2	Page 4
	3	
	4	Page 0
	5	
	6	
	7	Page 3
		Physical

0	
1	Page 2
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	Page 5
Cod	

Swap

Virtual Memory Space

Page Table

Physical memory

Secondary Storage

Page No.	Frame No.
3	7
<mark>5</mark>	4

TLB

Swap Page 2

Page 0

6

10

11

12

13

14

15

(iii) Access Page 5

- Write out Page 5 from Secondary Storage.
- **Update page table entries and TLB**
- Write in Page 0 into Secondary Storage. (Any Swap No.)

Page 0	
Page 1	
Page 2	
Page 3	
Page 4	
Page 5	
Page 6	
Page 7	

_		
0	S4	Ţ
1	F1	ī
2	S1	T
3	F7	T
4	F2	T
5/16	F4	T
6		F
7		F
'		

Page Table

Frame	0	
	1	Page 1
	2	Page 4
	3	
	4	Page 5
	5	
	6	
	7	Page 3
		Physical

memory

Page No.	Frame No.
3	7
<mark>5</mark>	4

TLB

Swap Page 2

Page 0

6

8

10

11

12

13

14

15

(iii) Access Page 5

TLB Miss, Page Fault, i.e. both TLB and Page Fault handler executed.

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page 6
Page 7

0 **S4** Т F1 T S1 Т **F7 F2** F4 6 F F

Page Table

Physical memory

(iii) Access Page 5

Page No.	Frame No.
3	7
5	4

TLB

Page No.	Frame No./ Swap Page No.	Memory Resident?	Valid?
0	Any Swap No.	0	1
1	1	1	1
2	1	0	1
3	7	1	1
4	2	1	1
5	4	1	1
6		0	0
7		0	0

Page Table

- Using (a), walkthrough the following access in sequence. For simplicity, only the page number is given.
- If TLB/ Page Replacement is needed, just pick the entry with the smallest page number
- i. Access Page 3 TLB Hit
- ii. Access Page 1 TLB-Miss, Memory Resident, i.e. TLB handler executed
- iii. Access Page 5 TLB Miss, Page Fault, i.e. both TLB and Page Fault handler executed.

Hardware Specification:

- TLB access time = 1ns
- Memory access time = 30ns
- Hard disk access time (per page) = 5ms

Give the best and worst memory access scenarios and the respective memory access speed. For simplicity, you can give approximate answers.

Best Scenario: TLB Hit

1ns (Access TLB) + 30ns (Access Memory) = 31ns

Worst Scenario: TLB Miss, Page Fault

1ns (Access TLB) + 30ns (Access Page Table) + 5ms (Swap In Page) + 5ms (Swap Out Page) = 10,000,031ns

Note:

- The above ignores the overhead of re-accessing TLB and/or page table
- $1ms = 10^6 ns$

Hardware Specification:

- TLB access time = 1ns
- Memory access time = 30ns
- Hard disk access time (per page) = 5ms

If 2-Level paging is used, is there a worse scenario compared to (c)?


There are now two levels of page tables.

 The page table at the first level acts as a page directory.

• At the second level, there are multiple smaller page tables.

 What happens if a smaller page table is not a memory resident?

 In addition, what happens if a page in the smaller page table is not a memory resident?



Hardware Specification:

- TLB access time = 1ns
- Memory access time = 30ns
- Hard disk access time (per page) = 5ms

If 2-Level paging is used, is there a worse scenario compared to (c)?

- When a smaller page table in the PTE of the page directory (first level page table) is not a memory resident (not in physical memory), it results in a page fault.
- In addition, if a particular page to be accessed in the smaller page table is also not a memory resident, it results in a second page fault.
- The possibility of servicing two page faults under the 2-level paging scheme would result in more page swaps and longer access times.

Page Table Structure

- The Linux machines in the SoC cluster used in the labs have 64-bit processors, but the virtual addresses are 48-bit long (the highest 16 bits are not used).
- The physical frame size is 4KiB.
- The system uses a hierarchical direct page table structure, with each table/directory entry occupying 64 bits (8 bytes) regardless of the level in the hierarchy.

Assume Process P runs the following simple program on one of the lab machines:

```
#include <stdio.h>
   #include <stdlib.h>
3
   #define ONE GIG 1 << 30
   #define NUM PAGES 1 << 18
5
   void main() {
       char* array = malloc(ONE GIG);
       int i;
       for (i = 0; i < NUM PAGES; i++)
           array[i << 12] = 'a';
       printf("0x%1X\n", array);
10
11
       // point of interest
12
       free (array)
```

19

At line 3, the program prints out the value of variable array in hexadecimal:

0x7F9B55226010

Consider the point in time when the process execution reaches the point of interest (line 10 in the listing).

Question 2(a)

System Specification Virtual Addresses: 48-bit long Frame Size = Page Size = 4 KiB Page Table / Page Directory Entry: 8 Bytes = 64 Bits

If we use a single-level page table, how much memory space is needed just to store the page table for process P?

Memory Space of a process: maximum 248 bytes

- Split into 4 KiB per page: 2⁴⁸ / 2¹² = **2³⁶** pages
- Entire Page Table = 2³⁶ PTEs x 8 bytes per PTE = 2³⁹ bytes (512GiB!!)


Question 2(a)

System Specification Virtual Addresses: 48-bit long Frame Size = Page Size = 4 KiB

Page Table / Page Directory Entry: 8 Bytes = 64 Bits

Memory Space of a process: maximum 248 bytes


- Split into 4 KiB per page: 2⁴⁸ / 2¹² = **2³⁶** pages
- Entire Page Table = 2³⁶ PTEs x 8 bytes per PTE = 2³⁹ bytes (512GiB!!)



System Specification Virtual Addresses: 48-bit long Frame Size = Page Size = 4 KiB Page Table / Page Directory Entry: 8 Bytes = 64 Bits

How many potential levels are there in the page-table structure for process P?

Let's start simple with 2-level paging first




- In multi-level paging, we split the total number of logical pages into multiple regions.
- Each region's information is maintained by a page table.
- Hence there are multiple page tables.
 - The total number of page table entries in all page tables should add up to the total number of logical pages.

System Specification
Virtual Addresses: 48-bit long
Frame Size = Page Size = 4 KiB
Page Table / Page Directory Entry: 8 Bytes = 64 Bits

How many potential levels are there in the page-table structure for process P?

Let's start simple with 2-level paging first



- We also need to store each page table in physical memory.
- To easily maintain multiple page tables, we can allocate each page table to a frame in physical memory.
- This means that the size of each page table is the same as the size of a logical page.

Number of page table entries in each page table: $4 \text{ KiB} / 8 \text{ Bytes} = 2^{12} / 2^3 \text{ Bytes} = 512 \text{ entries } (2^9)$

System Specification

Virtual Addresses: 48-bit long

Frame Size = Page Size = 4 KiB

Page Table / Page Directory Entry: 8 Bytes = 64 Bits

Number of page table entries in each page table: $4 \text{ KiB} / 8 \text{ Bytes} = 2^{12} / 2^3 \text{ Bytes} = 512 \text{ entries } (2^9)$

Single Level Page Table

2³⁶ logical pages

Page No. Offset

0 3536 47

2 Level Page Table

0 2627 3536 47

 0000 0000 0000 0000 0000 0000
 0 0000 0000
 0000 1010 0101

Page Directory No. Page No. Offset

Since each smaller page table only has 2^9 PTEs, there are $2^{36} / 2^9 = 2^{27}$ page directory entries

Still quite big!!

= 2²⁷ PDEs x 8 bytes each

= **2**³⁰ bytes

= 1 **GiB**

System Specification

Virtual Addresses: 48-bit long


Frame Size = Page Size = 4 KiB

Page Table / Page Directory Entry: 8 Bytes = 64 Bits

Number of PTEs / PDEs in each page table / directory: 4 KiB / 8 Bytes = 212 / 23 Bytes = 512 entries (29)

Imagine having more than 2 levels of paging

We need 9 bits of virtual address for each level



System Specification
Virtual Addresses: 48-bit long
Frame Size = Page Size = 4 KiB
Page Table / Page Directory Entry: 8 Bytes = 64 Bits

How many potential levels are there in the page-table structure for process P?

Now that we know that we need 9 bits for each level

We can create up to a 4 level page table (36 bits / 9 bits = 4)

 0
 89
 1718
 2627
 3536
 47

 0
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 00000
 <

Question 2(c) to 2(f)

System Specification

Virtual Addresses: 48-bit long Frame Size = Page Size = 4 KiB

Page Table / Page Directory Entry: 8 Bytes = 64 Bits

Value of array in hexadecimal: 0x7F9B55226010

```
0 89 1718 2627 3536 47

0 1111 1111 0 0110 1101 0 1010 1001 0 0010 0110 0000 0001 0000
```

PD₁ No.

PD₂ No.

 PD_3 No.

Page No.

Page Offset

```
#include <stdio.h>
    #include <stdlib.h>
    #define ONE GIG 1 << 30</pre>
    #define NUM PAGES 1 << 18</pre>
4
    void main() {
        char* array = malloc(ONE GIG);
        int i;
        for (i = 0; i < NUM PAGES; i++)</pre>
            array[i << 12] = 'a';
        printf("0x%1X\n", array);
10
11
        // point of interest
12
        free (array)
```

It would be easier to approach 2(c) to 2(f) in reverse order.

Value of array in hexadecimal: 0x7F9B55226010

Question 2(f)

89 1718 2627 3536 47 0 1111 1111 0 0110 1101 0 1010 1001 0 0010 0110 0000 0001 0000

PD₁ No. PD₂ No.

 PD_3 No.

Page No.

Page Offset

How many physical frames are holding information related to process P's dynamically allocated data in the last level of the page-table structure?



- If we split the dynamically allocated 1GiB of data into 4 KiB pages, there would be $2^{30} / 2^{12} = 2^{18}$ pages.
- However, the array was not allocated at the start of the page boundary.
 - The 12 least significant bits in the virtual address are not 0.
 - The first byte of the array is at offset 16
- Hence, the dynamically allocated data would require 2¹⁸ + 1 pages.
- At the last level of the page table structure, we would need
 - $(2^{18}/2^9) + 1 = 2^9 + 1 = 513$ frames to hold $2^{18} + 1$ PTEs.

1718 2627 3536 47 0 1111 1111 0 0110 1101 0 1010 1001 0 0010 0110 0000 0001 0000

 PD_1 No. PD_2 No.

 PD_3 No.

Page No.


Page Offset

How many physical frames are holding information related to process P's dynamically allocated data in the penultimate level of the page-table structure (i.e., the level before the last one).

- 2 physical frames to store to store 513 entries = $2^9 + 1$ entries at the penultimate level

Value of array in hexadecimal: 0x7F9B55226010

Question 2(d)



 PD_1 No. PD_2 No.

 PD_3 No.

Page No.


Page Offset

How many physical frames are holding information related to process P's dynamically allocated data in the second level of the hierarchical page-table structure (next after the root)?

1 physical frame to store 2 entries.

Value of array in hexadecimal: 0x7F9B55226010

Question 2(c)



PD₁ No.

PD₂ No.


PD₃ No.

Page No.

Page Offset

How many entries in the root page directory are holding information related to process P's dynamically allocated data?

1 entry is needed for the root level page directory.




Question 3

Second Chance Page Replacement


Question 3: Second Chance

- Below is a snapshot of the memory frames in RAM on a system with virtual memory.
- The memory pages in the frame is shown as <Process><Page#>
 - e.g. B17 means Page 17 of Process B.




The OS maintains additional information shown on the right to perform **second chance** page replacement algorithm on the memory frames.


- i. Which **memory frame** will be replaced?
- ii. Give the steps OS takes to update the affected page table entries.




- i. Which **memory frame** will be replaced?
- ii. Give the steps OS takes to update the affected page table entries.




- i. Which memory frame will be replaced? Frame 2 \leftarrow
- ii. Give the steps OS takes to update the affected page table entries.



- i. Which memory frame will be replaced? Frame 2
- ii. Give the steps OS takes to update the affected page table entries.
 - The OS discovers that Process A has an existing page in frame 2 (Page 4)
 - The OS will then mark A's page table entry for page 4 as invalid, and page 8 will be marked as valid, with the mapped frame number being 2.
 - Without an inverted page table, this procedure will be very slow.



- i. Which memory frame will be replaced? Frame 2
- ii. Give the steps OS takes to update the affected page table entries.



Continuing from (a), if **Process B accesses Page 13** (i.e. B13) now, answer the following:

- i. Which memory frame will be replaced?
- If OS keeps an inverted page table, give the content of the inverted page table after the replacements.
- iii. Give the steps OS takes to update the affected page table entries with the help of inverted page table.

Continuing from (a), if **Process B accesses Page 13** (i.e. B13) now, answer the following:

i. Which memory frame will be replaced?

RAM			os
Frame #	Content		Ref Bit
0	в17		0
1	A31		0
2	A08	Victim	0
3	A17		1

Continuing from (a), if **Process B accesses Page 13** (i.e. B13) now, answer the following:

i. Which memory frame will be replaced?

RAM			os
Frame #	Content		Ref Bit
0	в17		0
1	A31		0
2	A08		0
3	A17	Victim	1

Continuing from (a), if **Process B accesses Page 13** (i.e. B13) now, answer the following:

i. Which memory frame will be replaced? Frame 0

RAM			os
Frame #	Content		Ref Bit
0	в17	Victim	0
1	A31		0
2	A08		0
3	A17		0


Continuing from (a), if **Process B accesses Page 13** (i.e. B13) now, answer the following:

i. Which memory frame will be replaced? Frame 0


RAM			os
Frame #	Content		Ref Bit
0	<mark>B13</mark>	Victim	0
1	A31		0
2	A08		0
3	A17		0

Continuing from (a), if **Process B accesses Page 13** (i.e. B13) now, answer the following:

 If OS keeps an inverted page table, give the content of the inverted page table after the replacements.



Inverted Page Table



Frame 0 Frame 1 Frame 2 Frame 3 Frame 4 Frame 5 Frame 6 Frame 7

Continuing from (a), if **Process B accesses Page 13** (i.e. B13) now, answer the following:

- iii. Give the steps OS takes to update the affected page table entries with the help of inverted page table.
- The inverted page table immediately shows that Process B has page 17 in frame 0.
- B's page table entry for 17 will be marked as invalid, and page 13 will be marked as valid.

Continuing from (a), if **Process B accesses Page 13** (i.e. B13) now, answer the following:

iii. Give the steps OS takes to update the affected page table entries with the help of inverted page table.

Process B BEFORE AFTER Page # Frame # Page # Frame # PID Frame # PID Page # **13** 17 0 ${f B}$ В F#0 31 A 31 Α 2 08 80 A A 17 3 3 17 17 A A

END OF TUTORIAL