AN ILLUSTRATIVE DIGITAL DESIGN

PROBLEM! DESIGN A DIGITAL SYSTEM TO

ADD TWO INTEGERS IN THE

RANGE [0,1,... 15] WITH CARRY-IN

AND CARRY-OUT.

SPECIFICATION

a) HIGH LEVEL: INDUTS: $X, y \in \{0, ..., 15\}$ $Cin \in \{0, 1\}$ $OUTPUTS: \Delta \in \{0, ..., 15\}$ $Cour \in \{0, 1\}$

FUNCTION:

$$D = (X + Y + C_{in}) \mod 16$$

$$W \ge 16$$

$$C_{out} = \begin{cases} 1 & \text{if } W \ge 16 \\ 0 & \text{otherwise} \end{cases}$$

$$C_{out} = \begin{cases} C_{in} & \text{otherwise} \end{cases}$$

CSMSIA- W. ERCEGOVAC FIA

(2)

6) BINARY LEVEL:

REDRESENT
$$\chi, J, \Lambda$$
 AS BIT-VECTORS

$$\chi \xrightarrow{CODE} \chi = (\chi_3, \chi_2, \chi_1, \chi_0) \quad \chi_1 \in \{0, 1\}$$

$$J \to J \quad J \to \Delta$$
SUCH THAT $\chi = \chi_1 2$ (BINARY CODE)

$$1 = 0$$
E.G. $13_{10} \to 1101_2 \quad \text{etc.}$

$$\chi \downarrow \qquad \downarrow 4 \quad \text{INPUTS}$$

$$C_{00T} \leftarrow ADDER \leftarrow C_{in}$$

$$0UTPUTS \to \Delta$$

FUNCTION:

$$S_{0} = f_{0}(x_{0}, y_{0}, C_{in})$$

$$S_{1} = f_{1}(x_{1}, y_{1}, x_{0}, y_{0}, C_{in})$$

$$S_{2} = f_{2}(...)$$

$$S_{3} = f_{3}(x_{1}, y_{1}, y_{0}, y$$

BINARY


9 BINARY VARIABLES

CSMSIA- M.ERCEGOVAC F14

DIFFERENT IMPLEMENTATIONS POSSIBLE

DIFFER IN COST, DELAY, POWER (AREA)

CONSIDER A COMMON "PAPER & PENCIL"
METHOD OF ADDITION;



DEFINING ARITH, EXPRESSION:


0

1


Ò

 $C_{i+1} = f_{c}(\alpha_{i}, y_{i}, C_{i})$

-> SIMPLE, FAST



FINAL DESIGN OF 4-BIT ADDER




ESTIMATE: COST

DELAY

REDEAT FOR N-BIT ADDER

SUPPOS YOU NEED TO ADD 16-BIT (NTEGERS HAVING ONLY & SINGLE A-BIT ADDER, REGISTERS, ...

-> DESIGN A SEQUENTIAL SYSTEM



TIME BEHAVIOR:

